{"id":"https://openalex.org/W2580654737","doi":"https://doi.org/10.1109/isicir.2016.7829702","title":"A wideband digital variable gain amplifier with DC offset cancellation in SiGe 0.18\u00b5m BiCMOS technology","display_name":"A wideband digital variable gain amplifier with DC offset cancellation in SiGe 0.18\u00b5m BiCMOS technology","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2580654737","doi":"https://doi.org/10.1109/isicir.2016.7829702","mag":"2580654737"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2016.7829702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067995995","display_name":"Muting Lu","orcid":"https://orcid.org/0000-0001-6992-0719"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Muting Lu","raw_affiliation_strings":["Singapore University of Technology and Design, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Singapore University of Technology and Design, Singapore","institution_ids":["https://openalex.org/I152815399"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Thangarasu Bharatha Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thangarasu Bharatha Kumar","raw_affiliation_strings":["Singapore University of Technology and Design, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Singapore University of Technology and Design, Singapore","institution_ids":["https://openalex.org/I152815399"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100379736","display_name":"Dawei Zhang","orcid":"https://orcid.org/0000-0001-6630-0872"},"institutions":[{"id":"https://openalex.org/I194716290","display_name":"China Academy of Space Technology","ror":"https://ror.org/025397a59","country_code":"CN","type":"government","lineage":["https://openalex.org/I194716290","https://openalex.org/I2802615301"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dawei Zhang","raw_affiliation_strings":["China Academy of Space Technology (Xi'an), Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Academy of Space Technology (Xi'an), Xi'an, China","institution_ids":["https://openalex.org/I194716290"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074291976","display_name":"Xiaopeng Yu","orcid":"https://orcid.org/0000-0002-4531-6645"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaopeng Yu","raw_affiliation_strings":["Zhejiang University, Hangzhou, Zhejiang, CN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University, Hangzhou, Zhejiang, CN","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009974389","display_name":"Kiat Seng Yeo","orcid":"https://orcid.org/0000-0002-4524-707X"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kiat Seng Yeo","raw_affiliation_strings":["Singapore University of Technology and Design, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Singapore University of Technology and Design, Singapore","institution_ids":["https://openalex.org/I152815399"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16086703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.687433123588562},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5522518157958984},{"id":"https://openalex.org/keywords/return-loss","display_name":"Return loss","score":0.5474662184715271},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5449290871620178},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5190578103065491},{"id":"https://openalex.org/keywords/variable-gain-amplifier","display_name":"Variable-gain amplifier","score":0.5055849552154541},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49379023909568787},{"id":"https://openalex.org/keywords/dc-bias","display_name":"DC bias","score":0.4433511793613434},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.4396655857563019},{"id":"https://openalex.org/keywords/open-loop-gain","display_name":"Open-loop gain","score":0.4372325539588928},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.4276462495326996},{"id":"https://openalex.org/keywords/fully-differential-amplifier","display_name":"Fully differential amplifier","score":0.41101574897766113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3407447934150696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32764941453933716},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.2540968060493469},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19171130657196045},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.15840432047843933},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.156110942363739},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0860988199710846}],"concepts":[{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.687433123588562},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5522518157958984},{"id":"https://openalex.org/C196901423","wikidata":"https://www.wikidata.org/wiki/Q3933836","display_name":"Return loss","level":3,"score":0.5474662184715271},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5449290871620178},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5190578103065491},{"id":"https://openalex.org/C91541141","wikidata":"https://www.wikidata.org/wiki/Q1894933","display_name":"Variable-gain amplifier","level":5,"score":0.5055849552154541},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49379023909568787},{"id":"https://openalex.org/C88682704","wikidata":"https://www.wikidata.org/wiki/Q2907415","display_name":"DC bias","level":3,"score":0.4433511793613434},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.4396655857563019},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.4372325539588928},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.4276462495326996},{"id":"https://openalex.org/C189184530","wikidata":"https://www.wikidata.org/wiki/Q5508342","display_name":"Fully differential amplifier","level":5,"score":0.41101574897766113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3407447934150696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32764941453933716},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.2540968060493469},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19171130657196045},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.15840432047843933},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.156110942363739},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0860988199710846},{"id":"https://openalex.org/C21822782","wikidata":"https://www.wikidata.org/wiki/Q131214","display_name":"Antenna (radio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2016.7829702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1543866858","https://openalex.org/W1609427794","https://openalex.org/W1656628476","https://openalex.org/W1851352756","https://openalex.org/W1969866291","https://openalex.org/W1972425367","https://openalex.org/W2007583767","https://openalex.org/W2013500975","https://openalex.org/W2021942663","https://openalex.org/W2029372852","https://openalex.org/W2042966923","https://openalex.org/W2111532886","https://openalex.org/W2131010629","https://openalex.org/W2327443610"],"related_works":["https://openalex.org/W2167184694","https://openalex.org/W4377235202","https://openalex.org/W2360549081","https://openalex.org/W2371285500","https://openalex.org/W1555733824","https://openalex.org/W1992356395","https://openalex.org/W2375951723","https://openalex.org/W2784081185","https://openalex.org/W2047025230","https://openalex.org/W2792363715"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,52,61,69,105,117],"five-stage":[4],"wideband":[5],"digital":[6],"controlled":[7],"variable":[8],"gain":[9,23,27,63,81],"amplifier":[10],"(DVGA).":[11],"A":[12],"bandwidth":[13,71],"extended":[14],"technique":[15],"is":[16,49],"proposed":[17,45],"in":[18,29,36],"this":[19,37],"design":[20,38,48],"to":[21,40,75],"enhance":[22,41],"flatness":[24],"and":[25,104],"enlarge":[26],"range":[28,64],"high":[30],"operating":[31],"frequency.":[32],"DC":[33],"offset":[34],"cancellation":[35],"helps":[39],"the":[42],"performance":[43],"of":[44,65,113],"DVGA.":[46],"The":[47,58],"simulated":[50,62],"using":[51],"commercial":[53],"0.18\u03bcm":[54],"SiGe":[55],"BiCMOS":[56],"technology.":[57],"DVGA":[59,111],"has":[60],"64.7":[66],"dB":[67],"with":[68],"3-dB":[70],"from":[72,116],"3":[73],"MHz":[74],"3.55":[76],"GHz,":[77],"an":[78,88,96],"output":[79,97],"1-dB":[80],"compression":[82],"point":[83],"better":[84,92,100],"than":[85,93,101],"-5.2":[86],"dBm,":[87],"input":[89],"return":[90,98],"loss":[91,99],"11.9":[94],"dB,":[95,103],"18":[102],"dc":[106],"power":[107],"consumption":[108],"for":[109],"core":[110],"circuit":[112],"3.7":[114],"mW":[115],"1.8-V":[118],"supply.":[119]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}