{"id":"https://openalex.org/W2581606181","doi":"https://doi.org/10.1109/isicir.2016.7829676","title":"Performance optimization in FinFET-based circuit using TILOS-like gate sizing","display_name":"Performance optimization in FinFET-based circuit using TILOS-like gate sizing","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2581606181","doi":"https://doi.org/10.1109/isicir.2016.7829676","mag":"2581606181"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2016.7829676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102254937","display_name":"Jeong Won Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong Won Kim","raw_affiliation_strings":["School of Engineering, Sogang University of Computer Science and Engineering, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Sogang University of Computer Science and Engineering, Seoul","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003200933","display_name":"Deok Keun Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deok Keun Oh","raw_affiliation_strings":["School of Engineering, Sogang University of Computer Science and Engineering, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Sogang University of Computer Science and Engineering, Seoul","institution_ids":["https://openalex.org/I148751991"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011499364","display_name":"Ju-Ho Kim","orcid":"https://orcid.org/0000-0001-9012-8275"},"institutions":[{"id":"https://openalex.org/I148751991","display_name":"Sogang University","ror":"https://ror.org/056tn4839","country_code":"KR","type":"education","lineage":["https://openalex.org/I148751991"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Juho Kim","raw_affiliation_strings":["School of Engineering, Sogang University of Computer Science and Engineering, Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Sogang University of Computer Science and Engineering, Seoul","institution_ids":["https://openalex.org/I148751991"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148751991"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.2361381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6066131591796875},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5481165647506714},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5474328994750977},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5300402641296387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4935823678970337},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48866894841194153},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4570387601852417},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4170108437538147},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34059998393058777},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2648937702178955},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22376659512519836},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12527400255203247}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6066131591796875},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5481165647506714},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5474328994750977},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5300402641296387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4935823678970337},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48866894841194153},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4570387601852417},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4170108437538147},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34059998393058777},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2648937702178955},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22376659512519836},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12527400255203247},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2016.7829676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2049823658","https://openalex.org/W2101427886","https://openalex.org/W2105874609","https://openalex.org/W2126900479","https://openalex.org/W2150368362","https://openalex.org/W2172629440","https://openalex.org/W4255554251","https://openalex.org/W6678833019"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2588941787"],"abstract_inverted_index":{"Continuous":[0],"scaling":[1,20],"of":[2,59,85,111],"CMOS":[3],"technology":[4],"suffers":[5],"from":[6,24],"severe":[7],"leakage":[8],"current.":[9],"Fin-type":[10],"field":[11],"effect":[12],"transistor":[13],"(FinFET)":[14],"is":[15,51,67,100,115],"an":[16],"alternative":[17],"to":[18,27,69,102],"overcome":[19],"challenge.":[21],"The":[22,39,63,78,91],"shift":[23],"2D":[25],"planar":[26],"3D":[28,75],"transistors":[29],"enables":[30],"greater":[31],"density,":[32],"lower":[33],"power":[34,73,110],"consumption,":[35],"and":[36,72],"higher":[37],"performance.":[38],"delay/power":[40],"optimization":[41],"framework":[42],"for":[43,89],"FinFET":[44,60,76,86,97],"based":[45,61],"circuit":[46,94,114],"using":[47],"TILOS-like":[48,64],"gate":[49,88],"sizing":[50,65],"presented":[52],"in":[53,74,119],"this":[54],"paper.":[55],"Utilizing":[56],"unique":[57],"feature":[58],"circuit.":[62,77],"algorithm":[66],"used":[68],"optimize":[70],"delay":[71],"proposed":[79],"method":[80],"considers":[81],"three":[82],"operating":[83],"modes":[84],"logic":[87],"optimization.":[90],"ISCAS85":[92],"benchmark":[93],"with":[95],"32nm":[96],"PTM":[98],"model":[99],"applied":[101],"verify":[103],"our":[104],"method.":[105],"In":[106],"the":[107,109,112],"experiment":[108],"tested":[113],"reduced":[116],"by":[117],"12.99%":[118],"average":[120],"while":[121],"minimizing":[122],"delay.":[123]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}