{"id":"https://openalex.org/W2582759536","doi":"https://doi.org/10.1109/isicir.2016.7829675","title":"Co-mitigating circuit PBTI and HCI aging considering NMOS transistor stacking effect","display_name":"Co-mitigating circuit PBTI and HCI aging considering NMOS transistor stacking effect","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2582759536","doi":"https://doi.org/10.1109/isicir.2016.7829675","mag":"2582759536"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2016.7829675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029018913","display_name":"Maoxiang Yi","orcid":"https://orcid.org/0000-0002-5160-0933"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Maoxiang Yi","raw_affiliation_strings":["School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108620948","display_name":"Yingxian Gan","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yingxian Gan","raw_affiliation_strings":["School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073810494","display_name":"Zhengfeng Huang","orcid":"https://orcid.org/0000-0001-8695-4478"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengfeng Huang","raw_affiliation_strings":["School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100736309","display_name":"Huaguo Liang","orcid":"https://orcid.org/0000-0002-0307-7236"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huaguo Liang","raw_affiliation_strings":["School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei, P.R. China","institution_ids":["https://openalex.org/I16365422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16365422"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.23781011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9683980941772461},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7431907653808594},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7241017818450928},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.635668933391571},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.519402265548706},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5050683617591858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43992969393730164},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43781012296676636},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4181956350803375},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37904903292655945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3748302757740021},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.32888635993003845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21757590770721436},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13054606318473816},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06436911225318909}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9683980941772461},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7431907653808594},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7241017818450928},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.635668933391571},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.519402265548706},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5050683617591858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43992969393730164},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43781012296676636},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4181956350803375},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37904903292655945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3748302757740021},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.32888635993003845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21757590770721436},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13054606318473816},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06436911225318909},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2016.7829675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2014990560","https://openalex.org/W2060311166","https://openalex.org/W2069959892","https://openalex.org/W2074107928","https://openalex.org/W2103821368","https://openalex.org/W2105561360","https://openalex.org/W2110527999","https://openalex.org/W2120893974","https://openalex.org/W2129181227","https://openalex.org/W2144702307","https://openalex.org/W2145176857","https://openalex.org/W2155810574","https://openalex.org/W2158245653","https://openalex.org/W3147209550","https://openalex.org/W4238042573","https://openalex.org/W4254214313","https://openalex.org/W6683115417"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W4400386354","https://openalex.org/W2058541779","https://openalex.org/W2120538654","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W1742453416","https://openalex.org/W3006681749"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,29],"new":[4],"NMOS":[5,40],"transistor":[6],"aging":[7,79],"model":[8,85],"is":[9,31,55,91],"proposed,":[10],"in":[11],"which":[12],"the":[13,35,43,75,78,96],"positive":[14],"bias":[15],"temperature":[16],"instability":[17],"(PBTI)":[18],"and":[19,28,48,60,95],"hot":[20],"carrier":[21],"injection":[22],"(HCI)":[23],"effects":[24],"are":[25],"jointly":[26],"considering":[27],"W-value":[30],"defined":[32],"to":[33,57],"express":[34],"impact":[36],"of":[37,39,77],"stacking":[38],"transistors":[41,44],"on":[42,68,104],"input":[45,52],"signal":[46],"probability":[47],"switching":[49],"activity.":[50],"An":[51],"reordering":[53],"scheme":[54],"proposed":[56],"mitigate":[58],"PBTI":[59],"HCI":[61],"induced":[62],"CMOS":[63,70],"circuit":[64,97],"aging.":[65],"Experimental":[66],"results":[67],"typical":[69],"gate":[71],"circuits":[72],"show":[73],"that":[74,87],"error":[76],"delay":[80],"time":[81],"obtained":[82],"by":[83,88,102,106],"our":[84,108],"with":[86],"HSPICE":[89],"simulation":[90],"less":[92],"than":[93],"2%,":[94],"lifetime":[98],"can":[99],"be":[100],"increased":[101],"13.2%":[103],"average":[105],"using":[107],"scheme.":[109]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
