{"id":"https://openalex.org/W2018177275","doi":"https://doi.org/10.1109/isicir.2014.7029583","title":"QED post-silicon validation and debug: Invited abstract","display_name":"QED post-silicon validation and debug: Invited abstract","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2018177275","doi":"https://doi.org/10.1109/isicir.2014.7029583","mag":"2018177275"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043891822","display_name":"David C. Lin","orcid":"https://orcid.org/0000-0003-4492-0944"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Lin","raw_affiliation_strings":["Dept. of Electrical Engineering, Stanford University Stanford, U.S.A"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Stanford University Stanford, U.S.A","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Dept. of Electrical Engineering, Stanford University, Stanford, U.S.A","Dept. of Electrical Engineering and Dept. of Computer Science, Stanford University Stanford, U.S.A"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Stanford University, Stanford, U.S.A","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Dept. of Computer Science, Stanford University Stanford, U.S.A","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043891822"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08603867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7955410480499268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048859596252441},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5916075706481934},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5305300951004028},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.5260313153266907},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5001800060272217},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4995899200439453},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4819050133228302},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.443612664937973},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43449854850769043},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4137089252471924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2469649612903595},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11913663148880005}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7955410480499268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048859596252441},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5916075706481934},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5305300951004028},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.5260313153266907},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5001800060272217},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4995899200439453},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4819050133228302},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.443612664937973},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43449854850769043},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4137089252471924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2469649612903595},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11913663148880005},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2740264376","https://openalex.org/W4206999239","https://openalex.org/W2161928627","https://openalex.org/W4388482952","https://openalex.org/W2786113878","https://openalex.org/W2727867943","https://openalex.org/W3015562293","https://openalex.org/W4400860681","https://openalex.org/W1978161581","https://openalex.org/W2787155073"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2,175],"given.":[3],"This":[4],"paper":[5],"presents":[6],"the":[7,54,58,76,108],"Quick":[8],"Error":[9,138],"Detection":[10],"(QED)":[11],"technique":[12],"for":[13,156,180],"systematically":[14],"creating":[15],"families":[16],"of":[17,38,60,78,141,152,172],"post-silicon":[18,80,142],"validation":[19,81,143],"tests":[20,144],"that":[21],"quickly":[22],"detect":[23],"bugs":[24,157],"inside":[25,158],"processor":[26],"cores":[27],"and":[28,67,113],"uncore":[29,159],"components":[30],"(cache":[31],"controllers,":[32,34],"memory":[33],"on-chip":[35],"interconnection":[36],"networks)":[37],"multi-core":[39,117,127,134],"System":[40],"on":[41],"Chips":[42],"(SoCs).":[43],"Such":[44],"quick":[45],"detection":[46,52,139,165],"is":[47,96],"essential":[48],"because":[49],"long":[50],"error":[51,62,164],"latency,":[53],"time":[55],"elapsed":[56],"between":[57],"occurrence":[59],"an":[61,71,124],"due":[63],"to":[64,99,150,169,174,188],"a":[65,114,176,189],"bug":[66,130,182,193],"its":[68],"manifestation":[69],"as":[70],"observable":[72],"failure,":[73],"severely":[74],"limits":[75],"effectiveness":[77],"traditional":[79],"approaches.":[82],"QED":[83,162,185],"can":[84,145],"be":[85,146],"implemented":[86],"completely":[87],"in":[88,192],"software,":[89],"without":[90],"any":[91],"hardware":[92,105],"modification.":[93],"Hence,":[94],"it":[95],"readily":[97],"applicable":[98],"existing":[100],"designs.":[101],"Results":[102],"using":[103,123],"multiple":[104],"platforms,":[106],"including":[107],"Intel\u00ae":[109],"Core\u2122":[110],"i7":[111],"SoC,":[112,118],"state-of-the-art":[115],"commercial":[116,133],"along":[119],"with":[120,129],"simulation":[121],"results":[122],"OpenSPARC":[125],"T2-like":[126],"SoC":[128],"scenarios":[131],"from":[132],"SoCs":[135],"demonstrate:":[136],"1.":[137],"latencies":[140,166],"very":[147],"long,":[148],"up":[149,168,187],"billions":[151],"clock":[153],"cycles,":[154],"especially":[155],"components.":[160],"2.":[161],"shortens":[163],"by":[167],"9":[170],"orders":[171],"magnitude":[173],"few":[177],"hundred":[178],"cycles":[179],"most":[181],"scenarios.":[183],"3.":[184],"enables":[186],"4-fold":[190],"increase":[191],"coverage.":[194]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}