{"id":"https://openalex.org/W1967113945","doi":"https://doi.org/10.1109/isicir.2014.7029563","title":"A compact Ka-band SPDT switch with high isolation","display_name":"A compact Ka-band SPDT switch with high isolation","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1967113945","doi":"https://doi.org/10.1109/isicir.2014.7029563","mag":"1967113945"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100362939","display_name":"Chao Liu","orcid":"https://orcid.org/0000-0002-9429-434X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chao Liu","raw_affiliation_strings":["Terahertz Research Center, CAEP, Chengdu, China","University of Electronic Science and Technology, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"Terahertz Research Center, CAEP, Chengdu, China","institution_ids":[]},{"raw_affiliation_string":"University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429915","display_name":"Qiang Li","orcid":"https://orcid.org/0000-0001-9503-995X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Li","raw_affiliation_strings":["University of Electronic Science and Technology, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101999142","display_name":"Yong\u2010Zhong Xiong","orcid":"https://orcid.org/0000-0002-1668-2080"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yong-Zhong Xiong","raw_affiliation_strings":["Terahertz Research Center, CAEP, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"Terahertz Research Center, CAEP, Chengdu, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100362939"],"corresponding_institution_ids":["https://openalex.org/I150229711"],"apc_list":null,"apc_paid":null,"fwci":0.628,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.71639834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"56","issue":null,"first_page":"304","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7890273928642273},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5173377394676208},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5057625770568848},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4659861922264099},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4319066107273102},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.42393821477890015},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.419638454914093},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4130960702896118},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34958672523498535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2700813114643097},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19731587171554565}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7890273928642273},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5173377394676208},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5057625770568848},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4659861922264099},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4319066107273102},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.42393821477890015},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.419638454914093},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4130960702896118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34958672523498535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2700813114643097},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19731587171554565},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1970040343","https://openalex.org/W2003253702","https://openalex.org/W2088995056","https://openalex.org/W2090299846","https://openalex.org/W2124848329","https://openalex.org/W2126274734","https://openalex.org/W2145013632","https://openalex.org/W2148447214","https://openalex.org/W2167564011","https://openalex.org/W4237030856","https://openalex.org/W6684163887"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W2730314563","https://openalex.org/W2072859060","https://openalex.org/W4400386354","https://openalex.org/W2058541779","https://openalex.org/W2120538654","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2288945810","https://openalex.org/W1980639873"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,18],"Ka-band":[4],"high":[5,49],"isolation":[6,57],"single-pole-double-throw":[7],"(SPDT)":[8],"switch":[9,16,68],"using":[10,43],"0.13":[11],"\u03bcm":[12,72],"CMOS":[13],"process.":[14],"The":[15,67],"has":[17],"measured":[19,56],"insertion":[20],"loss":[21],"of":[22,36,64],"2.7-3.7":[23],"dB":[24,55],"and":[25,48],"an":[26],"input":[27],"1-dB":[28],"compression":[29],"power":[30],"(P":[31],"<sub":[32],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[33,74],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1dB</sub>":[34],")":[35],"8":[37],"dBm":[38],"at":[39],"35":[40],"GHz.":[41,66],"Via":[42],"the":[44,61],"shunt":[45],"NMOS":[46],"topology":[47],"quality":[50],"factor":[51],"match":[52],"networks,":[53],"33-50":[54],"is":[58],"obtained":[59],"within":[60],"frequency":[62],"range":[63],"30-45":[65],"core":[69],"occupies":[70],"160\u00d7180":[71],"<sup":[73],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[75],"chip":[76],"area.":[77]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}