{"id":"https://openalex.org/W1999397563","doi":"https://doi.org/10.1109/isicir.2014.7029545","title":"System simulation and optimization using reconfigurable hardware","display_name":"System simulation and optimization using reconfigurable hardware","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1999397563","doi":"https://doi.org/10.1109/isicir.2014.7029545","mag":"1999397563"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043887536","display_name":"Martin Lukasiewycz","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Martin Lukasiewycz","raw_affiliation_strings":["TUM CREATE, Singapore"],"affiliations":[{"raw_affiliation_string":"TUM CREATE, Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065729450","display_name":"Shanker Shreejith","orcid":"https://orcid.org/0000-0002-9717-1804"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Shanker Shreejith","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University","TUM CREATE, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"TUM CREATE, Singapore","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043887536"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.56785524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7309657335281372},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5084666013717651},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4663523733615875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44849538803100586},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41045325994491577},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38276422023773193}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7309657335281372},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5084666013717651},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4663523733615875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44849538803100586},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41045325994491577},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38276422023773193}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1582823543","https://openalex.org/W1967274312","https://openalex.org/W2000199097","https://openalex.org/W2043891441","https://openalex.org/W2049876701","https://openalex.org/W2105278657","https://openalex.org/W2111139814","https://openalex.org/W2128637218","https://openalex.org/W2131305885","https://openalex.org/W2151181453","https://openalex.org/W2159548162","https://openalex.org/W3146120420"],"related_works":["https://openalex.org/W2063534976","https://openalex.org/W3166559827","https://openalex.org/W2126857316","https://openalex.org/W2383233236","https://openalex.org/W2737519410","https://openalex.org/W2037093958","https://openalex.org/W2284838239","https://openalex.org/W2616418345","https://openalex.org/W2291584307","https://openalex.org/W2591834580"],"abstract_inverted_index":{"This":[0,49],"paper":[1],"presents":[2],"a":[3,28,73,86,109,150],"methodology":[4,161],"for":[5,123],"simulating":[6],"and":[7,67,83,94,104,111,115,128,147,157,164],"automatically":[8],"optimizing":[9],"distributed":[10,22,56],"cyber-physical":[11],"systems":[12],"using":[13,47],"reconfigurable":[14],"hardware.":[15],"By":[16],"mapping":[17,124],"an":[18,131],"entire":[19],"system":[20,79],"of":[21,55,120,159],"devices":[23],"including":[24,44],"the":[25,42,45,61,68,78,101,143,155,160],"buses":[26,129],"onto":[27,130],"single":[29],"Field":[30],"Programmable":[31],"Gate":[32],"Array":[33],"(FPGA),":[34],"it":[35],"becomes":[36],"possible":[37],"to":[38,41,72,91],"make":[39],"changes":[40],"architecture,":[43],"topology,":[46,144],"reconfiguration.":[48],"approach":[50,122],"enables":[51],"accurate":[52,113],"rapid":[53],"prototyping":[54],"architectures,":[57],"while":[58],"also":[59],"closing":[60],"gap":[62],"between":[63],"early":[64],"simulation":[65,114],"results":[66],"final":[69],"design,":[70],"leading":[71],"more":[74,112],"robust":[75],"optimization.":[76],"Furthermore,":[77],"can":[80],"be":[81],"simulated":[82],"optimized":[84],"within":[85],"Hardware-in-the-Loop":[87],"(HIL)":[88],"setup":[89],"due":[90],"its":[92],"cycle-":[93],"bit-accurate":[95],"execution":[96],"in":[97,149],"real-time.":[98],"We":[99],"introduce":[100],"general":[102],"concept":[103],"building":[105],"blocks":[106],"that":[107,141],"enable":[108],"faster":[110],"optimization:":[116],"(1)":[117],"The":[118],"details":[119],"our":[121],"devices,":[125],"network":[126],"interfaces,":[127],"FPGA":[132],"are":[133],"presented.":[134],"(2)":[135],"An":[136],"optimization":[137],"model":[138],"is":[139,162],"proposed":[140],"encodes":[142],"task":[145],"distribution,":[146],"communication":[148],"very":[151],"efficient":[152],"representation.":[153],"Finally,":[154],"implementation":[156],"integration":[158],"presented":[163],"discussed.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}