{"id":"https://openalex.org/W2551385700","doi":"https://doi.org/10.1109/isicir.2014.7029513","title":"Timing challenges in high-speed interleaved &amp;#x0394;&amp;#x03A3; DACs","display_name":"Timing challenges in high-speed interleaved &amp;#x0394;&amp;#x03A3; DACs","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2551385700","doi":"https://doi.org/10.1109/isicir.2014.7029513","mag":"2551385700"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111533825","display_name":"Ameya Bhide","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Ameya Bhide","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029147977","display_name":"Atila Alvandpour","orcid":"https://orcid.org/0000-0001-8922-2360"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Atila Alvandpour","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111533825"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.1868,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.5967602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"46","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8063055276870728},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.8001508712768555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6729645729064941},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5219099521636963},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4754854440689087},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.4243721663951874},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4231153428554535},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.411325603723526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11881807446479797},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11283978819847107},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10402694344520569},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07319033145904541}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8063055276870728},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.8001508712768555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6729645729064941},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5219099521636963},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4754854440689087},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.4243721663951874},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4231153428554535},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.411325603723526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11881807446479797},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11283978819847107},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10402694344520569},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07319033145904541},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1585855962","https://openalex.org/W1953939323","https://openalex.org/W2058893726","https://openalex.org/W2104571956","https://openalex.org/W2151275222","https://openalex.org/W2171543795","https://openalex.org/W3152162041","https://openalex.org/W6641045975"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W2330343234","https://openalex.org/W1901012776","https://openalex.org/W2463883322","https://openalex.org/W2229382548","https://openalex.org/W2391789612","https://openalex.org/W2814468324","https://openalex.org/W2389236462","https://openalex.org/W1614034078"],"abstract_inverted_index":{"Time-interleaved":[0],"\u0394\u03a3":[1,33],"DACs":[2],"have":[3],"the":[4,16,20,24,27,35,40,45,67,88,123],"potential":[5],"for":[6,84,143],"wideband":[7],"and":[8,87,139],"high-speed":[9,144],"operation.":[10],"Their":[11],"SNR":[12],"is":[13,96],"limited":[14],"by":[15,59],"timing":[17,53,120],"skew":[18,37,54,121],"between":[19],"output":[21],"delays":[22],"of":[23,52,69,81,109,125],"channels":[25],"to":[26,98,119,133],"output.":[28],"In":[29],"a":[30,78,100,104,116],"two-channel":[31,85],"interleaved":[32],"DAC,":[34],"channel":[36],"arises":[38],"from":[39],"duty":[41],"cycle":[42],"error":[43,55],"in":[44,66],"half":[46],"sample":[47],"rate":[48],"clock.":[49],"The":[50],"effects":[51],"can":[56],"be":[57,99,134],"mitigated":[58],"hold":[60],"interleaving,":[61],"digital":[62,73],"pre-filtering":[63,95,114,138],"or":[64,72],"compensation":[65],"form":[68],"analog":[70],"post-correction":[71],"pre-correction.":[74],"This":[75],"paper":[76],"presents":[77],"comparative":[79],"study":[80],"these":[82],"techniques":[83,130],"interleaving":[86],"trade-offs":[89],"are":[90,131],"investigated.":[91],"First":[92],"order":[93,113],"FIR":[94],"found":[97,132],"suitable":[101],"solution":[102],"with":[103],"moderate":[105],"DAC":[106],"matching":[107,127],"penalty":[108],"one":[110],"bit.":[111],"Higher":[112],"achieves":[115],"near":[117],"immunity":[118],"at":[122],"cost":[124],"higher":[126],"penalty.":[128],"Correction":[129],"less":[135],"effective":[136],"than":[137],"not":[140],"well":[141],"suited":[142],"implementation.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
