{"id":"https://openalex.org/W2026649365","doi":"https://doi.org/10.1109/isicir.2014.7029486","title":"A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy","display_name":"A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2026649365","doi":"https://doi.org/10.1109/isicir.2014.7029486","mag":"2026649365"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021807558","display_name":"Kun Ao","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kun Ao","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, China","University of Electronic Science & Technology of China, ChengDu, China#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science & Technology of China, ChengDu, China#TAB#","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003142734","display_name":"Yajuan He","orcid":"https://orcid.org/0000-0002-6081-313X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yajuan He","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, China","University of Electronic Science & Technology of China, ChengDu, China#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science & Technology of China, ChengDu, China#TAB#","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100420667","display_name":"Liang Li","orcid":"https://orcid.org/0000-0002-3814-3694"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liang Li","raw_affiliation_strings":["National Key Laboratory of Analog Integrated Circuits, China"],"affiliations":[{"raw_affiliation_string":"National Key Laboratory of Analog Integrated Circuits, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100427473","display_name":"Yuxin Wang","orcid":"https://orcid.org/0000-0002-4535-2136"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuxin Wang","raw_affiliation_strings":["National Key Laboratory of Analog Integrated Circuits, China"],"affiliations":[{"raw_affiliation_string":"National Key Laboratory of Analog Integrated Circuits, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429915","display_name":"Qiang Li","orcid":"https://orcid.org/0000-0001-9503-995X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Li","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, China","University of Electronic Science & Technology of China, ChengDu, China#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science & Technology of China, ChengDu, China#TAB#","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5021807558"],"corresponding_institution_ids":["https://openalex.org/I150229711"],"apc_list":null,"apc_paid":null,"fwci":0.3737,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62637638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"30","issue":null,"first_page":"83","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9241410493850708},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.8811802268028259},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5630098581314087},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.5400366187095642},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5300397872924805},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5261242389678955},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4846544861793518},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4643113613128662},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46259206533432007},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.4271652102470398},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4177000820636749},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3036334216594696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26046645641326904},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.21820831298828125},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1799784004688263}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9241410493850708},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.8811802268028259},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5630098581314087},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.5400366187095642},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5300397872924805},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5261242389678955},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4846544861793518},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4643113613128662},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46259206533432007},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.4271652102470398},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4177000820636749},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3036334216594696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26046645641326904},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.21820831298828125},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1799784004688263},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1560969784","https://openalex.org/W2021849634","https://openalex.org/W2024594059","https://openalex.org/W2071761885","https://openalex.org/W2097638226","https://openalex.org/W2099432139","https://openalex.org/W2123816021","https://openalex.org/W2140351762","https://openalex.org/W2149641475","https://openalex.org/W2152434001","https://openalex.org/W2158613536","https://openalex.org/W2169707891"],"related_works":["https://openalex.org/W2021405064","https://openalex.org/W2135048255","https://openalex.org/W2035972461","https://openalex.org/W2004162305","https://openalex.org/W2240623354","https://openalex.org/W2207354743","https://openalex.org/W2904640696","https://openalex.org/W2490203154","https://openalex.org/W2221147977","https://openalex.org/W2025217054"],"abstract_inverted_index":{"A":[0],"14-b":[1],"100-MS/s":[2],"pipeline":[3],"analog-to-digital":[4],"converter":[5],"(ADC)":[6],"is":[7],"presented.":[8],"The":[9,29,65],"ADC":[10,66],"uses":[11],"six":[12],"4-b":[13],"stages":[14],"with":[15,57],"2-b":[16],"interstage":[17,27],"redundancy":[18],"to":[19],"relax":[20],"the":[21],"requirements":[22],"of":[23,54],"Sub-ADC":[24],"nonlinearity":[25],"and":[26,40,50],"offset.":[28],"ADC,":[30],"implemented":[31],"in":[32],"a":[33],"0.18-\u03bcm":[34],"CMOS":[35],"process,":[36],"achieves":[37],"70.3-dB":[38],"signal-to-noise":[39],"distortion":[41],"ratio":[42],"(SNDR),":[43],"83.7-dB":[44],"spurious":[45],"free":[46],"dynamic":[47],"range":[48],"(SFDR)":[49],"11.3":[51],"effective":[52],"number":[53],"bit":[55],"(ENOB)":[56],"30-MHz":[58],"input":[59],"at":[60],"full":[61],"100-MHz":[62],"sampling":[63],"rate.":[64],"dissipates":[67],"342mW":[68],"from":[69],"3.3-V":[70],"supply.":[71]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}