{"id":"https://openalex.org/W2022720244","doi":"https://doi.org/10.1109/isicir.2014.7029465","title":"Design of a 4-bit programmable delay with TDC-based BIST for use in serial data links","display_name":"Design of a 4-bit programmable delay with TDC-based BIST for use in serial data links","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2022720244","doi":"https://doi.org/10.1109/isicir.2014.7029465","mag":"2022720244"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029465","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063135141","display_name":"Taha Mehrabi","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Taha Mehrabi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada","Electrical and Computer Engineering Department, Ryerson University, Toronto.Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto.Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042529202","display_name":"Kaamran Raahemifar","orcid":"https://orcid.org/0000-0002-9835-7897"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kaamran Raahemifar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada","Electrical and Computer Engineering Department, Ryerson University, Toronto.Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto.Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061442209","display_name":"Vadim Geurkov","orcid":"https://orcid.org/0000-0002-4264-4117"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vadim Geurkov","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada","Electrical and Computer Engineering Department, Ryerson University, Toronto.Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Toronto.Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063135141"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6714803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"580","last_page":"583"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.8738477230072021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6745743155479431},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5990990400314331},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5750430226325989},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5119982361793518},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5051823258399963},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5022330284118652},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4496574103832245},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4145479202270508},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2144359052181244},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19150584936141968},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15373259782791138}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.8738477230072021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6745743155479431},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5990990400314331},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5750430226325989},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5119982361793518},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5051823258399963},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5022330284118652},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4496574103832245},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4145479202270508},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2144359052181244},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19150584936141968},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15373259782791138},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029465","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W614374781","https://openalex.org/W654799228","https://openalex.org/W1970418012","https://openalex.org/W2015875528","https://openalex.org/W2016253482","https://openalex.org/W2034517250","https://openalex.org/W2112328125","https://openalex.org/W2115617497","https://openalex.org/W2148612928","https://openalex.org/W2152144298","https://openalex.org/W2166268103","https://openalex.org/W2170091880","https://openalex.org/W2531287736","https://openalex.org/W4301908153","https://openalex.org/W6728012608"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253","https://openalex.org/W2039966832"],"abstract_inverted_index":{"Time":[0],"mode":[1,117],"signal":[2,15,27,158,165],"processing":[3,28],"(TMSP)":[4],"in":[5,69,105,113,187],"general":[6],"is":[7,45,143],"defined":[8],"as":[9],"the":[10,31,49,120,139,153,156,160,164,176,185,191],"manipulation":[11],"of":[12,55,61,101,141,163,169,184,189],"sampled":[13],"analog":[14,26,82],"information":[16],"using":[17,30],"time":[18,40,50,116],"difference":[19,51,154],"variable.":[20],"TMSP":[21],"allows":[22],"one":[23,172],"to":[24,41,47,83,110,129,180],"implement":[25],"functions":[29],"most":[32],"basic":[33],"element":[34],"available,":[35],"namely,":[36],"propagation":[37],"delay.":[38],"A":[39],"digital":[42,62,75,84],"converter":[43],"(TDC)":[44],"used":[46,68,112],"convert":[48],"between":[52,155],"two":[53,56],"edges":[54],"signals":[57],"into":[58,166],"a":[59,92,97,106,115,131,148,167,181],"sequence":[60,168],"numbers.":[63],"TDCs":[64],"have":[65],"been":[66],"extensively":[67],"designing":[70,114],"laser":[71],"range":[72],"finders,":[73],"all":[74],"phase":[76],"locked":[77],"loops":[78],"(ADPLL),":[79],"frequency":[80],"synthesizers,":[81],"converters":[85],"(ADC),":[86],"SerDes,":[87],"etc.":[88],"This":[89],"paper":[90],"proposes":[91],"new":[93],"approach":[94,122],"that":[95],"utilizes":[96],"TDC":[98,149],"for":[99],"detection":[100],"potential":[102],"stuck-at":[103],"faults":[104],"4-bit":[107],"programmable":[108],"delay":[109,130,142],"be":[111,136],"SerDes.":[118],"Moreover,":[119],"proposed":[121],"suggests":[123],"that,":[124],"when":[125],"any":[126],"circuit":[127],"needs":[128],"certain":[132],"signal,":[133],"it":[134],"can":[135,173],"confirmed":[137],"whether":[138],"amount":[140],"correctly":[144],"enforced":[145],"by":[146],"utilizing":[147],"module":[150],"and":[151,159],"translating":[152],"main":[157,192],"delayed":[161],"version":[162],"bits.":[170],"Then,":[171],"observe":[174],"if":[175],"generated":[177],"bits":[178],"correspond":[179],"correct":[182],"operation":[183],"circuitry":[186],"charge":[188],"delaying":[190],"signal.":[193]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}