{"id":"https://openalex.org/W2032531687","doi":"https://doi.org/10.1109/isicir.2014.7029450","title":"A 40nm/65nm process adaptive low jitter phase-locked loop","display_name":"A 40nm/65nm process adaptive low jitter phase-locked loop","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2032531687","doi":"https://doi.org/10.1109/isicir.2014.7029450","mag":"2032531687"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yuan Hengzhou","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuan Hengzhou","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, China","School of Computer Science National University of Defense Technology, Changsha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"School of Computer Science National University of Defense Technology, Changsha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Guo Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guo Yang","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, China","School of Computer Science National University of Defense Technology, Changsha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"School of Computer Science National University of Defense Technology, Changsha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100862680","display_name":"Zhuo Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ma Zhuo","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, China","School of Computer Science National University of Defense Technology, Changsha, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]},{"raw_affiliation_string":"School of Computer Science National University of Defense Technology, Changsha, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08741893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"500","last_page":"503"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.927253246307373},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8568108081817627},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8297160863876343},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7973250150680542},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7081303596496582},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6297612190246582},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5643936991691589},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.5418108701705933},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48465925455093384},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48063912987709045},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4314901530742645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23114222288131714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2273666262626648},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09254109859466553},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.0721139907836914}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.927253246307373},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8568108081817627},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8297160863876343},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7973250150680542},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7081303596496582},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6297612190246582},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5643936991691589},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.5418108701705933},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48465925455093384},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48063912987709045},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4314901530742645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23114222288131714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2273666262626648},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09254109859466553},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0721139907836914}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.41999998688697815}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1996188855","https://openalex.org/W2010437213","https://openalex.org/W2011194235","https://openalex.org/W2034484545","https://openalex.org/W2049386840","https://openalex.org/W2053012814","https://openalex.org/W2078267331","https://openalex.org/W2133807187","https://openalex.org/W2150912637","https://openalex.org/W2569580572"],"related_works":["https://openalex.org/W1486070987","https://openalex.org/W2511498111","https://openalex.org/W2087564251","https://openalex.org/W2976219355","https://openalex.org/W2369807905","https://openalex.org/W2752021769","https://openalex.org/W1600405202","https://openalex.org/W2339860780","https://openalex.org/W4206188327","https://openalex.org/W4385624389"],"abstract_inverted_index":{"As":[0],"the":[1,29,35,41,56,85,95,103,110],"chip":[2,77],"performance":[3,43,87,115],"improved,":[4],"low":[5],"jitter":[6],"PLL":[7,20,45,67,90],"is":[8,46,52,78,91,99,106],"getting":[9],"more":[10,17],"attention.":[11],"The":[12,48,62,76],"migration":[13],"of":[14,19,31,39,44,88,116],"process":[15,59],"requires":[16],"stability":[18],"among":[21],"different":[22],"processes.":[23],"In":[24],"this":[25,66,89,117],"paper,":[26],"by":[27],"depressing":[28],"non-ideality":[30],"charge-pump":[32],"and":[33,60,73,113],"setting":[34],"two-stage":[36],"control":[37],"voltage":[38],"VCO,":[40],"noise":[42],"improved.":[47],"self-adaptive":[49],"bandwidth":[50],"technology":[51],"used":[53],"to":[54,70,101],"decrease":[55],"dependency":[57],"between":[58],"performance.":[61],"simulation":[63],"proves":[64],"that":[65],"can":[68],"adapt":[69],"both":[71],"40nm":[72,82],"65nm":[74],"process.":[75],"taped":[79],"out":[80],"under":[81],"CMOS":[83],"process,":[84],"phase-noise":[86],"-130dBc/Hz@3MHz":[92],"at":[93],"1GHz,":[94],"maximum":[96],"VCO":[97],"output":[98],"up":[100],"3.2GHz,":[102],"lowest":[104],"resolution":[105],"0.048Hz,":[107],"which":[108],"guarantees":[109],"high":[111,114],"versatility":[112],"PLL.":[118]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}