{"id":"https://openalex.org/W2076403438","doi":"https://doi.org/10.1109/isicir.2014.7029446","title":"Statistical power optimization of deep-submicron digital CMOS circuits based on structured perceptron","display_name":"Statistical power optimization of deep-submicron digital CMOS circuits based on structured perceptron","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2076403438","doi":"https://doi.org/10.1109/isicir.2014.7029446","mag":"2076403438"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019444861","display_name":"Amir Zjajo","orcid":"https://orcid.org/0000-0002-0716-8186"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Amir Zjajo","raw_affiliation_strings":["Circuits and Systems Group Delft University of Technology, CD Delft, The Netherlands","Circuits and Systems Group, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group Delft University of Technology, CD Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021292650","display_name":"Nick van der Meijs","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nick van der Meijs","raw_affiliation_strings":["Circuits and Systems Group Delft University of Technology, CD Delft, The Netherlands","Circuits and Systems Group, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group Delft University of Technology, CD Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041082811","display_name":"Ren\u00e9 van Leuken","orcid":"https://orcid.org/0000-0003-0638-7595"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Rene van Leuken","raw_affiliation_strings":["Circuits and Systems Group Delft University of Technology, CD Delft, The Netherlands","Circuits and Systems Group, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Group Delft University of Technology, CD Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019444861"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60285738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"199","issue":null,"first_page":"95","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6526389122009277},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5721284747123718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5559918284416199},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5204387307167053},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5052104592323303},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.45513665676116943},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.43695613741874695},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42561572790145874},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42006444931030273},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35247403383255005},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3469385504722595},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3468998670578003},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24218934774398804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22481554746627808},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.22101736068725586},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1700279712677002},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12275174260139465}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6526389122009277},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5721284747123718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5559918284416199},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5204387307167053},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5052104592323303},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.45513665676116943},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.43695613741874695},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42561572790145874},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42006444931030273},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35247403383255005},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3469385504722595},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3468998670578003},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24218934774398804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22481554746627808},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.22101736068725586},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1700279712677002},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12275174260139465},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1512098439","https://openalex.org/W1605013015","https://openalex.org/W1979711143","https://openalex.org/W1993933765","https://openalex.org/W2002479769","https://openalex.org/W2056796532","https://openalex.org/W2098420224","https://openalex.org/W2107269353","https://openalex.org/W2131909792","https://openalex.org/W2133384781","https://openalex.org/W2139344695","https://openalex.org/W2155524644","https://openalex.org/W2158614781","https://openalex.org/W2162690634","https://openalex.org/W2429914308","https://openalex.org/W2543907405","https://openalex.org/W4231538780","https://openalex.org/W4249572517","https://openalex.org/W6630527977","https://openalex.org/W6683669866"],"related_works":["https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W2040773997","https://openalex.org/W2070694218","https://openalex.org/W4384916994","https://openalex.org/W3094423394","https://openalex.org/W1553422968","https://openalex.org/W2007385019","https://openalex.org/W2744643496","https://openalex.org/W2046159858"],"abstract_inverted_index":{"The":[0,69,86],"effect":[1],"of":[2,9,56,63,81,101],"process":[3,57],"variability":[4,58],"on":[5],"power":[6,37,50],"and":[7,42,59],"performance":[8],"integrated":[10],"circuits":[11,41,92],"can":[12],"only":[13],"be":[14],"reduced":[15],"with":[16,90],"statistical":[17],"optimization":[18,67,76],"techniques.":[19,68],"In":[20],"this":[21],"paper,":[22],"we":[23],"examine":[24],"optimum":[25,49],"V":[26],"<sub":[27,31],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[28,32],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[29],"-V":[30],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[33],"design":[34],"for":[35,46],"minimizing":[36],"in":[38,83,94],"deep-submicron":[39],"CMOS":[40],"introduce":[43],"highly-efficient":[44],"algorithm":[45],"yield":[47,70],"constrained":[48],"operation":[51],"to":[52],"include":[53],"the":[54,61,75,79,102],"impact":[55],"avoid":[60],"limitations":[62],"commonly":[64],"employed":[65],"deterministic":[66],"constraint":[71],"becomes":[72],"active":[73],"as":[74],"concludes,":[77],"eliminating":[78],"problem":[80],"overdesign":[82],"worst-case":[84],"approach.":[85],"experimental":[87],"results,":[88],"obtained":[89],"ISCAS'85":[91],"implemented":[93],"UMC":[95],"1P8M":[96],"65nm":[97],"technology,":[98],"demonstrate":[99],"feasibility":[100],"method.":[103]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}