{"id":"https://openalex.org/W2079496017","doi":"https://doi.org/10.1109/isicir.2014.7029438","title":"A hierarchical switch matrix and interconnect resources test in Virtex-5 FPGA","display_name":"A hierarchical switch matrix and interconnect resources test in Virtex-5 FPGA","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2079496017","doi":"https://doi.org/10.1109/isicir.2014.7029438","mag":"2079496017"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082862687","display_name":"A.W. Ruan","orcid":"https://orcid.org/0000-0001-5440-8966"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4210124847","display_name":"National Engineering Research Center of Electromagnetic Radiation Control Materials","ror":"https://ror.org/02k4dcs46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210124847"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"A.W. Ruan","raw_affiliation_strings":["State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]},{"raw_affiliation_string":"State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001104882","display_name":"Wenhong Tian","orcid":"https://orcid.org/0000-0002-5551-9796"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4210124847","display_name":"National Engineering Research Center of Electromagnetic Radiation Control Materials","ror":"https://ror.org/02k4dcs46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210124847"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"W. Tian","raw_affiliation_strings":["State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]},{"raw_affiliation_string":"State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027107730","display_name":"B. Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124847","display_name":"National Engineering Research Center of Electromagnetic Radiation Control Materials","ror":"https://ror.org/02k4dcs46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210124847"]},{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"B. Ni","raw_affiliation_strings":["State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]},{"raw_affiliation_string":"State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101661566","display_name":"Kunlun Wu","orcid":"https://orcid.org/0000-0001-8441-3272"},"institutions":[{"id":"https://openalex.org/I4210124847","display_name":"National Engineering Research Center of Electromagnetic Radiation Control Materials","ror":"https://ror.org/02k4dcs46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210124847"]},{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"K. Wu","raw_affiliation_strings":["State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]},{"raw_affiliation_string":"State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082862687"],"corresponding_institution_ids":["https://openalex.org/I150229711","https://openalex.org/I4210124847"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.60306901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.9589180946350098},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8960341215133667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6896108388900757},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5776803493499756},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4326637387275696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41959431767463684},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.4159778654575348},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3431781530380249},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1698913872241974},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10235559940338135}],"concepts":[{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.9589180946350098},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8960341215133667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6896108388900757},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5776803493499756},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4326637387275696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41959431767463684},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.4159778654575348},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3431781530380249},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1698913872241974},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10235559940338135},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2094612487","https://openalex.org/W2096082137","https://openalex.org/W2106147871","https://openalex.org/W2129477818","https://openalex.org/W2146980593","https://openalex.org/W2156941351","https://openalex.org/W2158724905","https://openalex.org/W2159913676","https://openalex.org/W2162529266","https://openalex.org/W2169952903","https://openalex.org/W6683477341"],"related_works":["https://openalex.org/W2121309702","https://openalex.org/W4319430423","https://openalex.org/W2182474451","https://openalex.org/W3151546682","https://openalex.org/W2133533999","https://openalex.org/W2158538599","https://openalex.org/W634170220","https://openalex.org/W2380396636","https://openalex.org/W2572399654","https://openalex.org/W2901447072"],"abstract_inverted_index":{"With":[0],"increasing":[1],"scale":[2],"of":[3,10,27,38,55,68,82,98,104,171],"Field":[4],"Programmable":[5],"Gate":[6],"Arrays":[7],"(FPGAs),":[8],"architecture":[9,58],"interconnect":[11],"resources":[12],"(IRs)":[13],"in":[14,32,59,90,94,112,122,140,166],"FPGA":[15,96,191],"is":[16,25,41,177],"becoming":[17],"more":[18,20],"and":[19,134,151,174,187],"complicated.":[21],"Switch":[22],"matrix":[23],"(SM)":[24],"one":[26,110],"the":[28,33,39,56,72,164],"most":[29],"important":[30],"concepts":[31],"IR":[34,57],"architecture.":[35],"Existing":[36],"concept":[37,67,170],"SM":[40,93,111,129,173],"no":[42],"longer":[43],"applicable":[44,179],"to":[45,162,180],"these":[46],"high-end":[47],"FPGAs.":[48],"In":[49,71],"this":[50],"paper,":[51],"based":[52,130],"on":[53,102],"analysis":[54],"Virtex-5":[60,95,123],"FPGA,":[61],"we":[62],"come":[63],"up":[64],"with":[65,85,108,148],"a":[66],"hierarchical":[69,73,128,172],"SM.":[70],"SM,":[74],"IRs":[75,121],"are":[76,160,196],"classified":[77],"into":[78],"several":[79,99],"independent":[80],"layers":[81],"wire":[83,105],"segments":[84],"programmable-interconnect-point":[86],"programmable":[87],"switches":[88],"(PIP-PSs)":[89],"between.":[91],"The":[92,169],"consists":[97],"sub-SMs":[100],"depending":[101],"types":[103],"segments,":[106],"compared":[107],"only":[109],"XC4000":[113],"FPGA.":[114],"A":[115],"full":[116,167],"coverage":[117],"test":[118,146,163,175],"algorithm":[119,176],"for":[120],"was":[124,154],"studied":[125],"by":[126],"adopting":[127],"repeatable":[131],"building":[132],"blocks":[133],"fault":[135],"mapping":[136],"method.":[137],"An":[138],"experiment":[139],"XC5LX110T":[141,165],"using":[142],"an":[143],"in-house":[144],"developed":[145],"system":[147],"boundary":[149],"scan":[150],"bitstream":[152],"readback":[153],"carried":[155],"out.":[156],"56":[157],"configuration":[158],"numbers":[159],"required":[161],"coverage.":[168],"also":[178],"Virtex,":[181],"Virtex-II,":[182],"Virtex-4,":[183],"Virtex-5,":[184],"Virtex-6,":[185],"7-series":[186],"all":[188],"Spartan":[189],"series":[190],"as":[192,194],"long":[193],"SMs":[195],"used.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}