{"id":"https://openalex.org/W2029368505","doi":"https://doi.org/10.1109/isicir.2014.7029437","title":"A bitstream readback based FPGA test and diagnosis system","display_name":"A bitstream readback based FPGA test and diagnosis system","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2029368505","doi":"https://doi.org/10.1109/isicir.2014.7029437","mag":"2029368505"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2014.7029437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008495201","display_name":"T. Du A.W. Ruan","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4210124847","display_name":"National Engineering Research Center of Electromagnetic Radiation Control Materials","ror":"https://ror.org/02k4dcs46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210124847"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"T. Du A.W. Ruan","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, CN","State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China"],"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, CN","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086868847","display_name":"Pei Jie","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124847","display_name":"National Engineering Research Center of Electromagnetic Radiation Control Materials","ror":"https://ror.org/02k4dcs46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210124847"]},{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"P. Li B.R. Jie","raw_affiliation_strings":["State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]},{"raw_affiliation_string":"State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, China","institution_ids":["https://openalex.org/I4210124847","https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008495201"],"corresponding_institution_ids":["https://openalex.org/I150229711","https://openalex.org/I4210124847"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.58107149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"592","last_page":"595"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.9143074750900269},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8687758445739746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8015952110290527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6660128831863403},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5914105176925659},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.5871402025222778},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5528179407119751},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5410096049308777},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4987647533416748},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2396460473537445},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12056678533554077},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11993399262428284},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08431723713874817}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.9143074750900269},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8687758445739746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015952110290527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6660128831863403},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5914105176925659},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.5871402025222778},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5528179407119751},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5410096049308777},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4987647533416748},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2396460473537445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12056678533554077},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11993399262428284},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08431723713874817},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2014.7029437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2014.7029437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1967882440","https://openalex.org/W1982685694","https://openalex.org/W1989759557","https://openalex.org/W2030641935","https://openalex.org/W2074424068","https://openalex.org/W2114187205","https://openalex.org/W2114322273","https://openalex.org/W2133697335","https://openalex.org/W2153887537","https://openalex.org/W2156941351","https://openalex.org/W2157009629","https://openalex.org/W2158950300","https://openalex.org/W2169952903","https://openalex.org/W6677312946","https://openalex.org/W6683214831"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W2121309702","https://openalex.org/W4311839959","https://openalex.org/W49599899","https://openalex.org/W3217774925","https://openalex.org/W2040087757","https://openalex.org/W2009741039"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,35],"bitstream":[4,57,71,96],"readback":[5,93],"based":[6],"automatic":[7],"functional":[8],"testing":[9,21,148],"system":[10,22,144],"for":[11,53],"field-programmable":[12],"gate":[13],"array":[14],"(FPGA)":[15],"test":[16,63,112],"and":[17,31,64,80,95,102,113,138,153],"diagnosis.":[18],"The":[19,116,142],"proposed":[20],"physically":[23],"consists":[24],"of":[25,76,118],"software":[26,51],"tools":[27,52],"in":[28,38],"PC":[30],"an":[32],"FPGA-under-test":[33],"with":[34,85,134],"communication":[36],"channel":[37],"between.":[39],"Hardware":[40],"overhead":[41],"is":[42,145],"minimized":[43],"due":[44],"to":[45],"no":[46],"additional":[47],"hardware":[48],"required.":[49],"Some":[50],"boundary":[54],"scan":[55],"controlling,":[56],"parsing":[58,72,97],"as":[59,61],"well":[60,124],"fault":[62,111],"diagnosis":[65,114],"are":[66,156],"in-house":[67],"developed.":[68],"Leveraging":[69],"the":[70,110],"tool,":[73],"current":[74],"states":[75],"D":[77],"flipflops":[78],"(DFFs)":[79],"configuration":[81,136],"memory":[82],"cell":[83],"along":[84,133],"their":[86],"absolute":[87],"addresses":[88],"can":[89,105,129],"be":[90,106,130],"obtained":[91],"from":[92],"bistreams":[94],"library,":[98],"respectively.":[99],"Fault":[100],"types":[101],"physical":[103],"locations":[104],"further":[107],"determined":[108],"by":[109,125,147],"tool.":[115],"issue":[117],"IOB":[119],"number":[120],"limitations":[121],"not":[122],"addressed":[123],"some":[126],"previous":[127],"work":[128],"partly":[131],"relieved":[132],"reduced":[135],"numbers":[137],"improved":[139],"diagnostic":[140],"resolution.":[141],"BIST":[143],"evaluated":[146],"several":[149],"Xilinx":[150],"series":[151],"FPGAs,":[152],"experimental":[154],"results":[155],"provided.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}