{"id":"https://openalex.org/W4392254602","doi":"https://doi.org/10.1109/ised59382.2023.10444594","title":"Energy-Efficient Acceleration of Deep Learning based Facial Recognition on RISC-V Processor","display_name":"Energy-Efficient Acceleration of Deep Learning based Facial Recognition on RISC-V Processor","publication_year":2023,"publication_date":"2023-12-15","ids":{"openalex":"https://openalex.org/W4392254602","doi":"https://doi.org/10.1109/ised59382.2023.10444594"},"language":"en","primary_location":{"id":"doi:10.1109/ised59382.2023.10444594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised59382.2023.10444594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 11th International Conference on Intelligent Systems and Embedded Design (ISED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092266005","display_name":"Mitul Sudhirkumar Nagar","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mitul Sudhirkumar Nagar","raw_affiliation_strings":["S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008054734","display_name":"Vivek Chauhan","orcid":"https://orcid.org/0000-0002-4189-8481"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vivek Chauhan","raw_affiliation_strings":["S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094025019","display_name":"Karnav M. Chinchavde","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Karnav M. Chinchavde","raw_affiliation_strings":["S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Swati","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swati","raw_affiliation_strings":["S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sat Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sat Patel","raw_affiliation_strings":["S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021861495","display_name":"Pinalkumar Engineer","orcid":"https://orcid.org/0000-0002-4955-232X"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pinalkumar Engineer","raw_affiliation_strings":["S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"S. V. National Institute of Technology (SVNIT),Dept. electronics engineering,Surat,India","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Dept. electronics engineering, S. V. National Institute of Technology (SVNIT), Surat, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I42014448"],"apc_list":null,"apc_paid":null,"fwci":2.7043,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.91867135,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10057","display_name":"Face and Expression Recognition","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.7559661269187927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7446141242980957},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6374081969261169},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.46855005621910095},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.43737873435020447},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4055168032646179},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3521941900253296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2986759543418884},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24087628722190857},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1863822340965271},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14858156442642212}],"concepts":[{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.7559661269187927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7446141242980957},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6374081969261169},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.46855005621910095},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.43737873435020447},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4055168032646179},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3521941900253296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2986759543418884},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24087628722190857},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1863822340965271},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14858156442642212},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised59382.2023.10444594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised59382.2023.10444594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 11th International Conference on Intelligent Systems and Embedded Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2276486856","https://openalex.org/W2402144811","https://openalex.org/W2531409750","https://openalex.org/W2637121726","https://openalex.org/W2754404286","https://openalex.org/W2889339831","https://openalex.org/W2908050327","https://openalex.org/W2940037585","https://openalex.org/W2963163009","https://openalex.org/W2980591679","https://openalex.org/W2981638331","https://openalex.org/W3006336861","https://openalex.org/W3109391100","https://openalex.org/W3204579221","https://openalex.org/W4211120622","https://openalex.org/W4297775537","https://openalex.org/W4309127249","https://openalex.org/W4382050567","https://openalex.org/W6637373629","https://openalex.org/W6762718338","https://openalex.org/W6799048391","https://openalex.org/W7052266115"],"related_works":["https://openalex.org/W2565094479","https://openalex.org/W2390829436","https://openalex.org/W1989791859","https://openalex.org/W602859758","https://openalex.org/W1971289376","https://openalex.org/W2035206467","https://openalex.org/W2146872326","https://openalex.org/W3158825072","https://openalex.org/W2512308948","https://openalex.org/W2068921804"],"abstract_inverted_index":{"Feature":[0],"extraction":[1],"at":[2],"battery-powered":[3],"resource-constrained":[4,108],"end":[5,188],"nodes":[6],"is":[7,62,180,217],"always":[8],"challenging.":[9],"Direct":[10],"hardware":[11],"mapping":[12],"of":[13,27,123],"a":[14,114,193],"deep":[15,38,132],"neural":[16],"network":[17],"(DNN)":[18],"on":[19,44,68,91,107,149,192,232],"an":[20,75,181],"embedded":[21,76,109],"platform":[22,77],"faces":[23],"difficulties":[24],"in":[25,221],"terms":[26],"computational":[28],"power":[29,72,160],"and":[30,71,121,159,176,201,205,219],"memory.":[31],"Hence,":[32,97],"this":[33],"work":[34],"targets":[35],"to":[36,46,64,79,95,104,169,209,223],"accelerate":[37,131],"learning":[39,133],"MobileNet-based":[40],"face":[41],"recognition":[42,69],"(FR)":[43],"RISC-V":[45,117,153],"optimize":[47],"energy":[48,175],"consumption":[49,73,161],"by":[50,162],"reducing":[51],"execution":[52],"time.":[53],"To":[54],"implement":[55],"this,":[56],"the":[57,66,80,83,136,146,150,156,185,210,224,233],"Raspberry":[58,92],"Pi-based":[59],"FR":[60,213],"system":[61,214],"developed":[63],"analyze":[65],"effect":[67],"time":[70,88,158],"for":[74,82,184],"compared":[78,94,168,208],"CPU,":[81],"same":[84],"DL":[85],"model.":[86],"Recognition":[87],"increases":[89],"5.76\u00d7":[90],"Pi":[93],"CPU.":[96,170,211],"DNN":[98],"algorithms":[99],"require":[100],"higher":[101],"computation":[102],"capabilities":[103],"reduce":[105],"delay":[106],"platforms.":[110],"We":[111],"have":[112],"utilized":[113],"Sipeed":[115],"Maixduino":[116,128,152],"artificial":[118],"intelligence":[119],"(AI)":[120],"Internet":[122],"Things":[124],"(IoT)":[125],"board.":[126],"The":[127],"board":[129,154],"can":[130],"operations":[134],"with":[135,215],"knowledge":[137],"processing":[138],"unit":[139],"(KPU)":[140],"accelerator.":[141,234],"It":[142],"was":[143],"analyzed":[144],"that":[145],"MobileNet-v1":[147],"0.75":[148],"KPU-based":[151],"decreases":[155],"classification":[157],"30":[163],"\u00d7and":[164],"2.86":[165],"\u00d7,":[166],"respectively,":[167,207],"Power-delay":[171],"product":[172,178],"(PDP)":[173],"a.k.a.":[174],"energy-delay":[177],"(EDP)":[179],"important":[182],"parameter":[183],"battery-operated":[186],"IoT":[187],"nodes.":[189],"For":[190],"MobileNet":[191,216],"RISC-V-based":[194],"accelerator":[195],"(Maixduino":[196],"KPU),":[197],"we":[198],"achieved":[199],"82.75\u00d7":[200],"2582.77\u00d7":[202],"less":[203],"PDP":[204],"EDP,":[206],"Maixduino-based":[212],"high-speed":[218],"energy-efficient":[220],"contrast":[222],"current":[225],"state-of-the-art":[226],"(SoA)'s":[227],"lightest":[228],"(MobileNet-v1":[229],"0.25)":[230],"model":[231]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}