{"id":"https://openalex.org/W2943018822","doi":"https://doi.org/10.1109/ised.2018.8704108","title":"ReMiT: Redundancy Migration for Latency Aware Fault Tolerant Cache Design in Multicore","display_name":"ReMiT: Redundancy Migration for Latency Aware Fault Tolerant Cache Design in Multicore","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2943018822","doi":"https://doi.org/10.1109/ised.2018.8704108","mag":"2943018822"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2018.8704108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2018.8704108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051728516","display_name":"Avishek Choudhury","orcid":"https://orcid.org/0000-0001-6046-7559"},"institutions":[{"id":"https://openalex.org/I180765649","display_name":"Aliah University","ror":"https://ror.org/03rfycd69","country_code":"IN","type":"education","lineage":["https://openalex.org/I180765649"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Avishek Choudhury","raw_affiliation_strings":["Department of Computer Science, New Alipore College, New Alipore, Kolkata, India","Department of Computer Science, New Alipore College, New Alipore, Kolkata 700053, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, New Alipore College, New Alipore, Kolkata, India","institution_ids":["https://openalex.org/I180765649"]},{"raw_affiliation_string":"Department of Computer Science, New Alipore College, New Alipore, Kolkata 700053, India","institution_ids":["https://openalex.org/I180765649"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066572341","display_name":"Brototi Mondal","orcid":"https://orcid.org/0009-0000-2873-7846"},"institutions":[{"id":"https://openalex.org/I28630478","display_name":"Kanya Maha Vidyalaya","ror":"https://ror.org/04svcpx91","country_code":"IN","type":"education","lineage":["https://openalex.org/I28630478"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Brototi Mondal","raw_affiliation_strings":["Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, India","Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, 700094, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, India","institution_ids":["https://openalex.org/I28630478"]},{"raw_affiliation_string":"Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, 700094, India","institution_ids":["https://openalex.org/I28630478"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Biplab K Sikdar","raw_affiliation_strings":["Department of Computer Science & Technology, Indian Institute of Enginering, Science & Technology, Shibpur, Howrah","Department of Computer Science & Technology, Indian Institute of Enginering, Science & Technology, Shibpur, Howrah, 711103"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Indian Institute of Enginering, Science & Technology, Shibpur, Howrah","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Department of Computer Science & Technology, Indian Institute of Enginering, Science & Technology, Shibpur, Howrah, 711103","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.23707891,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"80","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7812641263008118},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7479755282402039},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6320257782936096},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6287787556648254},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6176930665969849},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5786100029945374},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5731574892997742},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.49080953001976013},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4586898982524872},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3322344422340393},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3290655016899109},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18781763315200806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10648044943809509}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7812641263008118},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7479755282402039},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6320257782936096},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6287787556648254},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6176930665969849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5786100029945374},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5731574892997742},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.49080953001976013},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4586898982524872},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3322344422340393},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3290655016899109},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18781763315200806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10648044943809509},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2018.8704108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2018.8704108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1511865672","https://openalex.org/W1981044614","https://openalex.org/W2033381896","https://openalex.org/W2041567848","https://openalex.org/W2074088899","https://openalex.org/W2084461499","https://openalex.org/W2100093263","https://openalex.org/W2104509890","https://openalex.org/W2109432325","https://openalex.org/W2115150948","https://openalex.org/W2120629815","https://openalex.org/W2162707747","https://openalex.org/W2167188929","https://openalex.org/W2791348225","https://openalex.org/W4241874325","https://openalex.org/W6677158668"],"related_works":["https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W2102525122","https://openalex.org/W4306316843","https://openalex.org/W2036953450","https://openalex.org/W2130594209","https://openalex.org/W4245282135","https://openalex.org/W2170004886","https://openalex.org/W4300955944","https://openalex.org/W2527822502"],"abstract_inverted_index":{"Power":[0],"dissipation":[1],"in":[2,23,53,153,170,176],"Chip":[3],"Multiprocessors":[4],"(CMPs)":[5],"has":[6],"been":[7,51],"addressed":[8],"by":[9,100,115,139],"Dynamic":[10],"Voltage":[11],"and":[12,173],"Frequency":[13],"Scaling":[14],"(DVFS).":[15],"But":[16],"uncontrolled":[17],"reduction":[18],"of":[19,25,145],"voltage":[20],"supply":[21],"results":[22],"failure":[24],"cache":[26,49,147],"cells":[27],"due":[28],"to":[29,60,102,129,167,180],"either":[30],"external":[31],"particle":[32],"intervention":[33],"as":[34,40,105,107,124],"soft":[35],"errors":[36],"or":[37],"wearout":[38],"effects":[39],"permanent":[41],"errors.":[42],"Several":[43],"fault":[44,63,83,96],"protection":[45,64,84,97],"strategies":[46],"for":[47,158],"CMP":[48],"have":[50],"proposed":[52,163],"this":[54,69,71],"regard.":[55],"But,":[56],"these":[57],"techniques":[58],"fail":[59],"ensure":[61],"complete":[62,82],"with":[65],"minimum":[66,93],"latency.":[67,94],"On":[68],"outset,":[70],"work":[72,164],"proposes":[73],"a":[74],"redundancy":[75],"migration":[76],"strategy":[77],"that":[78],"not":[79],"only":[80],"ensures":[81],"without":[85],"using":[86],"any":[87],"auxiliary":[88],"storage":[89],"but":[90],"also":[91],"incurs":[92],"Complete":[95],"is":[98,113,137],"achieved":[99],"remapping":[101],"non-conflicting":[103],"faulty":[104],"well":[106],"potential":[108],"non-reusable":[109],"healthy":[110,126],"blocks.":[111,148],"Latency":[112],"minimized":[114],"migrating":[116],"the":[117,125,130,141,146,162,181],"redundant":[118],"blocks":[119,127],"towards":[120],"their":[121],"home":[122,131],"tiles":[123,132],"nearer":[128],"gradually":[133],"become":[134],"non-reusable.":[135],"Reusability":[136],"calculated":[138],"analysing":[140],"reuse":[142],"distance":[143],"distribution":[144],"Through":[149],"cycle":[150],"accurate":[151],"simulation":[152,156],"Multi2Sim":[154],"5.0":[155],"framework":[157],"CPU-GPU":[159],"heterogeneous":[160],"computing,":[161],"claims":[165],"up":[166],"36.23%":[168],"improvement":[169,175],"hit":[171],"ratio":[172],"51.04%":[174],"L2":[177],"latency":[178],"compared":[179],"existing":[182],"techniques.":[183]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}