{"id":"https://openalex.org/W2943446982","doi":"https://doi.org/10.1109/ised.2018.8704060","title":"Low Area & Memory Efficient VLSI Architecture of 1D/2D DWT for Real Time Image Decomposition","display_name":"Low Area & Memory Efficient VLSI Architecture of 1D/2D DWT for Real Time Image Decomposition","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2943446982","doi":"https://doi.org/10.1109/ised.2018.8704060","mag":"2943446982"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2018.8704060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2018.8704060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062169310","display_name":"Anirban Chakraborty","orcid":"https://orcid.org/0000-0003-4398-0777"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anirban Chakraborty","raw_affiliation_strings":["Department of Electronics & Tele-communication Engineering, Indian Institute of Engineering Science and Technology, Shibpur Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Tele-communication Engineering, Indian Institute of Engineering Science and Technology, Shibpur Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068040643","display_name":"Ayan Banerjee","orcid":"https://orcid.org/0000-0002-4188-7192"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayan Banerjee","raw_affiliation_strings":["Department of Electronics & Tele-communication Engineering, Indian Institute of Engineering Science and Technology, Shibpur Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Tele-communication Engineering, Indian Institute of Engineering Science and Technology, Shibpur Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.106,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.50771041,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"80 15","issue":null,"first_page":"116","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7664504051208496},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.727242648601532},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.49868130683898926},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.47072210907936096},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4643357992172241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38162481784820557},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3566361665725708},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17685019969940186},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1125425398349762}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7664504051208496},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.727242648601532},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.49868130683898926},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.47072210907936096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4643357992172241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38162481784820557},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3566361665725708},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17685019969940186},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1125425398349762},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2018.8704060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2018.8704060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1966981776","https://openalex.org/W1983431527","https://openalex.org/W1996501123","https://openalex.org/W2003730156","https://openalex.org/W2012454326","https://openalex.org/W2066345901","https://openalex.org/W2095108105","https://openalex.org/W2095603848","https://openalex.org/W2100231395","https://openalex.org/W2101308599","https://openalex.org/W2101920579","https://openalex.org/W2110744857","https://openalex.org/W2137870711","https://openalex.org/W2148043108","https://openalex.org/W2153261397","https://openalex.org/W2155406560","https://openalex.org/W2168298931","https://openalex.org/W2170023599","https://openalex.org/W2541936060","https://openalex.org/W2548467817","https://openalex.org/W2589712264","https://openalex.org/W2745213616","https://openalex.org/W2794976095","https://openalex.org/W3141499375","https://openalex.org/W6682957782","https://openalex.org/W6729583144"],"related_works":["https://openalex.org/W4230687177","https://openalex.org/W1968829728","https://openalex.org/W2349859869","https://openalex.org/W4316651471","https://openalex.org/W3120118008","https://openalex.org/W2051365847","https://openalex.org/W2367249529","https://openalex.org/W2027187261","https://openalex.org/W2088885441","https://openalex.org/W1943342825"],"abstract_inverted_index":{"There":[0],"is":[1,76],"a":[2,33,106],"dearth":[3],"of":[4,58,74,95,108,119,176],"high":[5],"quality":[6],"reconfigurable":[7],"hardware":[8,36],"for":[9,37,54,103,114],"DWT":[10,38,88,132,167],"which":[11],"can":[12,111,122],"be":[13,101,112,124],"extensively":[14],"used":[15,125],"in":[16,84,134,154,160,184],"various":[17],"real":[18,185],"time":[19,186],"signal":[20,42],"and":[21,82,129,157],"image":[22,187],"processing":[23],"applications.":[24],"In":[25,139],"this":[26],"article,":[27],"we":[28,144],"have":[29,45,145,172],"focused":[30],"on":[31],"proposing":[32],"dedicated":[34],"customizable":[35],"applicable":[39],"to":[40,62,79,126,162],"1D/2D":[41,90,142],"processing.":[43],"We":[44,171],"proposed":[46,86,97,137,141,178],"bit-serial":[47],"Distributed":[48],"Arithmetic":[49],"(DA)":[50],"based":[51,89],"VLSI":[52],"architectures":[53],"ID/2D":[55],"DWT.":[56],"Exploitation":[57],"DA":[59,75],"enables":[60],"us":[61],"make":[63],"our":[64,177],"designs":[65,98],"Multiplierless,":[66],"thereby":[67],"consuming":[68],"less":[69],"area.":[70],"Bit":[71],"serial":[72],"configuration":[73],"also":[77,130],"exploited":[78],"introduce":[80],"modularity":[81],"pipelining":[83],"the":[85,93,96,115,135,140,163,174],"convolution":[87],"architectures.":[91],"Though":[92],"speed":[94,159],"may":[99],"not":[100],"suitable":[102],"certain":[104],"applications,":[105],"number":[107],"parallel":[109],"channels":[110],"introduced":[113],"same.":[116],"The":[117],"provision":[118],"mode":[120],"selection":[121],"efficiently":[123],"realize":[127],"9/7":[128],"5/3":[131],"filters":[133],"same":[136],"architecture.":[138],"architecture,":[143],"achieved":[146],"about":[147],"50%":[148],"memory":[149],"size":[150],"reduction,":[151],"30%":[152],"reduction":[153],"area":[155],"consumption":[156],"comparable":[158],"comparison":[161],"other":[164],"latest":[165],"notable":[166],"architecture":[168,180],"so":[169],"far.":[170],"verified":[173],"viability":[175],"2D":[179],"by":[181],"utilizing":[182],"it":[183],"decomposition.":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}