{"id":"https://openalex.org/W2942591902","doi":"https://doi.org/10.1109/ised.2018.8703884","title":"Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA","display_name":"Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2942591902","doi":"https://doi.org/10.1109/ised.2018.8703884","mag":"2942591902"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2018.8703884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2018.8703884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067944413","display_name":"G S Sangeetha","orcid":null},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G S Sangeetha","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101699008","display_name":"Vignesh Radhakrishnan","orcid":"https://orcid.org/0000-0002-9958-5883"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vignesh Radhakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089823020","display_name":"Prabhu Prasad","orcid":null},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prabhu Prasad","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079634639","display_name":"Khyamling Parane","orcid":"https://orcid.org/0000-0003-4176-4640"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Khyamling Parane","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology, Surathkal, Karnataka, 575025","institution_ids":["https://openalex.org/I11880225","https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3953,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69204041,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"xx","issue":null,"first_page":"129","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.7878055572509766},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7372754812240601},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7003997564315796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6707474589347839},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.64573734998703},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5688960552215576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5676279067993164},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5562376379966736},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5338531732559204},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49726036190986633},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4793018400669098},{"id":"https://openalex.org/keywords/parsec","display_name":"Parsec","score":0.4785619080066681},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44772958755493164},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32318314909935},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23337534070014954},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2140706479549408},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20502498745918274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09756964445114136}],"concepts":[{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.7878055572509766},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7372754812240601},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7003997564315796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6707474589347839},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.64573734998703},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5688960552215576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5676279067993164},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5562376379966736},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5338531732559204},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49726036190986633},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4793018400669098},{"id":"https://openalex.org/C44060867","wikidata":"https://www.wikidata.org/wiki/Q12129","display_name":"Parsec","level":3,"score":0.4785619080066681},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44772958755493164},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32318314909935},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23337534070014954},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2140706479549408},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20502498745918274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09756964445114136},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C150846664","wikidata":"https://www.wikidata.org/wiki/Q7602306","display_name":"Stars","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2018.8703884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2018.8703884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1651994298","https://openalex.org/W2001408484","https://openalex.org/W2021124483","https://openalex.org/W2077505860","https://openalex.org/W2095595057","https://openalex.org/W2098156582","https://openalex.org/W2099917528","https://openalex.org/W2103742924","https://openalex.org/W2113235308","https://openalex.org/W2147657366","https://openalex.org/W2155765360","https://openalex.org/W2157225945","https://openalex.org/W2161522487","https://openalex.org/W2162292936"],"related_works":["https://openalex.org/W2145092870","https://openalex.org/W3148775727","https://openalex.org/W2178653557","https://openalex.org/W2753837266","https://openalex.org/W2129678152","https://openalex.org/W1969623596","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2754086592","https://openalex.org/W4298029092"],"abstract_inverted_index":{"Networking":[0],"On":[1],"Chips":[2],"is":[3,19],"now":[4],"becoming":[5],"an":[6,30,40],"extremely":[7],"important":[8],"part":[9],"of":[10,15,81,124,134,139,153],"the":[11,32,55,78,88,90,96,114,121,151],"present":[12,107],"and":[13,25,60,74,93,99,127],"future":[14],"electronic":[16],"technology.":[17],"It":[18],"extensively":[20],"used":[21],"in":[22,26,39,86],"Multiprocessor":[23],"System-on-Chips":[24],"Chip":[27],"Multiprocessors.":[28],"Using":[29],"NoC,":[31],"backend":[33],"wiring":[34],"involved":[35],"has":[36],"drastically":[37],"reduced":[38],"SoC.":[41],"Further,":[42],"SoCs":[43],"with":[44,171],"NoC":[45,65,82,110,125,140],"interconnect":[46],"operates":[47],"at":[48],"a":[49,108,145],"higher":[50],"operating":[51],"frequency,":[52],"mainly":[53],"because":[54],"hardware":[56],"required":[57],"for":[58,168],"switching":[59],"routing":[61,100,173],"are":[62,166],"simplified.":[63],"The":[64,147],"researchers":[66],"have":[67],"relied":[68],"on":[69,72,144],"simulators":[70],"based":[71],"performance":[73,152],"power":[75],"to":[76,117],"study":[77],"different":[79,172],"factors":[80],"such":[83],"as":[84],"algorithm":[85],"place,":[87],"topology,":[89],"buffer":[91],"management":[92],"location":[94],"schemes,":[95],"flow":[97],"control":[98],"among":[101],"others.":[102],"In":[103],"this":[104],"paper,":[105],"we":[106],"trace-driven":[109,158],"architecture":[111],"that":[112],"gives":[113],"user":[115],"access":[116],"realistic":[118],"details":[119],"about":[120],"resource":[122],"utilization":[123],"architectures":[126,155],"their":[128],"individual":[129],"components.":[130],"This":[131],"includes":[132],"exploration":[133],"various":[135],"design":[136],"decision":[137],"parameters":[138],"by":[141,156],"modeling":[142],"them":[143],"FPGA.":[146],"paper":[148],"also":[149],"presents":[150],"these":[154],"conducting":[157],"simulations":[159],"using":[160],"benchmarks":[161],"like":[162],"PARSEC.":[163],"Different":[164],"topologies":[165],"considered":[167],"experimentation":[169],"purposes":[170],"algorithms.":[174]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}