{"id":"https://openalex.org/W2792730626","doi":"https://doi.org/10.1109/ised.2017.8303941","title":"An approach for area and power optimization of flipping 3-D discrete wavelet transform architecture","display_name":"An approach for area and power optimization of flipping 3-D discrete wavelet transform architecture","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2792730626","doi":"https://doi.org/10.1109/ised.2017.8303941","mag":"2792730626"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2017.8303941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2017.8303941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014984920","display_name":"Ganapathi Hegde","orcid":"https://orcid.org/0000-0002-0721-893X"},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ganapathi Hegde","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Amrita University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Amrita University, Bengaluru, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Kotha Srinivasa Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kotha Srinivasa Reddy","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Amrita University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Amrita University, Bengaluru, India","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048824274","display_name":"T. K. Ramesh","orcid":"https://orcid.org/0000-0002-6259-5172"},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T K Ramesh","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Amrita University, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Amrita University, Bengaluru, India","institution_ids":["https://openalex.org/I81556334"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014984920"],"corresponding_institution_ids":["https://openalex.org/I81556334"],"apc_list":null,"apc_paid":null,"fwci":0.0924,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52012913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.760643482208252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6727572083473206},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.565466046333313},{"id":"https://openalex.org/keywords/transpose","display_name":"Transpose","score":0.4588277041912079},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3884870707988739},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.363044410943985},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.3619268536567688},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3395159840583801},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.3384876251220703},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2051442265510559},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1737915575504303}],"concepts":[{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.760643482208252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6727572083473206},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.565466046333313},{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.4588277041912079},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3884870707988739},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.363044410943985},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.3619268536567688},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3395159840583801},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.3384876251220703},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2051442265510559},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1737915575504303},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2017.8303941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2017.8303941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1483895666","https://openalex.org/W1963510679","https://openalex.org/W2006292242","https://openalex.org/W2013014515","https://openalex.org/W2015370045","https://openalex.org/W2018577501","https://openalex.org/W2071036822","https://openalex.org/W2092707600","https://openalex.org/W2101256215","https://openalex.org/W2112656041","https://openalex.org/W2138453916","https://openalex.org/W2262658756","https://openalex.org/W2414978271","https://openalex.org/W4251101141"],"related_works":["https://openalex.org/W183670115","https://openalex.org/W1501179639","https://openalex.org/W3199035354","https://openalex.org/W2085792030","https://openalex.org/W1807354010","https://openalex.org/W3143644526","https://openalex.org/W1588899229","https://openalex.org/W2077021924","https://openalex.org/W2172291505","https://openalex.org/W2023142747"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"an":[3],"approach":[4,71,102],"for":[5,103],"optimizing":[6],"the":[7,49,69,100,104],"3-D":[8,18],"Discrete":[9],"wavelet":[10],"transform":[11],"(3-D":[12],"DWT)":[13],"architecture":[14,43,105],"is":[15,44,72,80],"recommended.":[16],"Conventional":[17],"DWT":[19,28,31,42,53,56],"architectures":[20],"include":[21],"basic":[22],"building":[23],"blocks":[24],"such":[25],"as":[26],"1-D":[27],"module,":[29,32],"2-D":[30,55],"transpose":[33],"memory":[34,38,65],"unit,":[35],"and":[36,54,63,89,112],"temporal":[37,64],"unit.":[39],"Proposed":[40],"3D":[41],"designed":[45],"by":[46],"suitably":[47],"interconnecting":[48],"fundamental":[50],"constituents":[51],"(1-D":[52],"modules)":[57],"which":[58],"do":[59],"not":[60],"demand":[61],"transposition":[62],"units.":[66],"Architecture":[67],"employing":[68],"recommended":[70],"realized":[73],"in":[74,109],"gate":[75],"level":[76],"Verilog":[77],"HDL.":[78],"Design":[79],"functionally":[81],"verified,":[82],"synthesized":[83],"using":[84],"Cadence":[85],"RC":[86],"design":[87],"compiler,":[88],"implemented":[90],"on":[91],"90nm":[92],"standard":[93],"cell":[94],"library.":[95],"Experimental":[96],"results":[97],"exhibit":[98],"that":[99],"proposed":[101],"offers":[106],"significant":[107],"gain":[108],"both":[110],"area":[111],"power.":[113]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}