{"id":"https://openalex.org/W2793484060","doi":"https://doi.org/10.1109/ised.2017.8303919","title":"A self-bandwidth switching &amp; area-efficient PLL using multiplexer-controlled frequency selector","display_name":"A self-bandwidth switching &amp; area-efficient PLL using multiplexer-controlled frequency selector","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2793484060","doi":"https://doi.org/10.1109/ised.2017.8303919","mag":"2793484060"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2017.8303919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2017.8303919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109422621","display_name":"B. Dinesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"B. Dinesh Kumar","raw_affiliation_strings":["Indian Institute of Technology Mandi, Mandi, Himachal Pradesh, IN"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Mandi, Mandi, Himachal Pradesh, IN","institution_ids":["https://openalex.org/I9579091"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015912448","display_name":"Sumit Pandey","orcid":"https://orcid.org/0000-0003-2872-8565"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumit Pandey","raw_affiliation_strings":["School of Computing & Electrical Engineering, Indian Institute of Technology, Mandi, Himachal Pradesh, India"],"affiliations":[{"raw_affiliation_string":"School of Computing & Electrical Engineering, Indian Institute of Technology, Mandi, Himachal Pradesh, India","institution_ids":["https://openalex.org/I9579091"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020345981","display_name":"Puneet Arora","orcid":"https://orcid.org/0000-0003-2294-3803"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Puneet Arora","raw_affiliation_strings":["School of Computing & Electrical Engineering, Indian Institute of Technology, Mandi, Himachal Pradesh, India"],"affiliations":[{"raw_affiliation_string":"School of Computing & Electrical Engineering, Indian Institute of Technology, Mandi, Himachal Pradesh, India","institution_ids":["https://openalex.org/I9579091"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033933825","display_name":"Rahul Shrestha","orcid":"https://orcid.org/0000-0003-2224-0892"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul Shrestha","raw_affiliation_strings":["School of Computing & Electrical Engineering, Indian Institute of Technology, Mandi, Himachal Pradesh, India"],"affiliations":[{"raw_affiliation_string":"School of Computing & Electrical Engineering, Indian Institute of Technology, Mandi, Himachal Pradesh, India","institution_ids":["https://openalex.org/I9579091"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109422621"],"corresponding_institution_ids":["https://openalex.org/I9579091"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20378228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8990979194641113},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7848210334777832},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6278977394104004},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6021205186843872},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5946680307388306},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5927740931510925},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5418910980224609},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5351650714874268},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5218352675437927},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.494459867477417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.475768506526947},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4623177647590637},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4003012478351593},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32542112469673157},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.26014745235443115},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.257296085357666}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8990979194641113},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7848210334777832},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6278977394104004},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6021205186843872},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5946680307388306},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5927740931510925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5418910980224609},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5351650714874268},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5218352675437927},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.494459867477417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.475768506526947},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4623177647590637},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4003012478351593},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32542112469673157},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.26014745235443115},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.257296085357666},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2017.8303919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2017.8303919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W567483806","https://openalex.org/W1971575710","https://openalex.org/W1979434654","https://openalex.org/W1994714976","https://openalex.org/W2004361739","https://openalex.org/W2022512492","https://openalex.org/W2038284388","https://openalex.org/W2040371504","https://openalex.org/W2048846808","https://openalex.org/W2055723957","https://openalex.org/W2066059486","https://openalex.org/W2069385386","https://openalex.org/W2069849588","https://openalex.org/W2103309731","https://openalex.org/W2142311600","https://openalex.org/W2143425398","https://openalex.org/W2243897113","https://openalex.org/W2291959676","https://openalex.org/W2340429540","https://openalex.org/W6643191815","https://openalex.org/W6651154134","https://openalex.org/W6662886377","https://openalex.org/W6697119272","https://openalex.org/W6704214279"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2089131288","https://openalex.org/W2188779191","https://openalex.org/W3064661991","https://openalex.org/W1486070987","https://openalex.org/W1600405202","https://openalex.org/W2976219355","https://openalex.org/W2124728021"],"abstract_inverted_index":{"In":[0,127],"this":[1,39,94],"paper,":[2],"we":[3],"propose":[4],"a":[5,64,121],"new":[6],"multiplexer-based":[7],"frequency":[8,18,44,85],"selector":[9],"for":[10,17,81],"designing":[11],"area-efficient":[12],"phase":[13,59],"locked":[14],"loop":[15],"(PLL)":[16],"synthesis.":[19],"Such":[20],"reduction":[21],"in":[22,34,102],"the":[23,52,68,103,130],"design":[24,104,134],"area":[25,105,138],"has":[26,48],"been":[27,49],"achieved":[28],"by":[29,41],"replacing":[30],"conventional":[31],"capacitor":[32],"array":[33],"voltage":[35],"controlled":[36],"oscillator":[37,55],"of":[38,61,74,93,106,115,124],"PLL":[40,62,70,95],"multiplexor":[42],"based":[43],"selector.":[45],"Subsequently,":[46],"it":[47,78],"coupled":[50],"with":[51,129],"current-reuse":[53],"voltage-controlled":[54],"to":[56,63],"reduce":[57],"overall":[58],"noise":[60],"considerable":[65],"extent.":[66],"Additionally,":[67],"proposed":[69],"circuitry":[71],"is":[72,79],"capable":[73],"self-bandwidth":[75],"switching":[76],"and":[77,87,120,139],"suitable":[80],"applications":[82],"requiring":[83],"multiple":[84],"bands":[86],"fast":[88],"settling":[89,122],"time.":[90],"Circuit":[91],"implementation":[92],"performed":[96],"at":[97,117],"130":[98],"nm-CMOS":[99],"technology-node":[100],"resulted":[101],"0.037":[107],"mm":[108],"<sup":[109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[111],",":[112],"power":[113],"consumption":[114],"360\u00b5W":[116],"0.9":[118],"GHz":[119],"time":[123],"22":[125],"\u00b5S.":[126],"comparison":[128],"state-of-the-art":[131],"implementations,":[132],"our":[133],"occupies":[135],"98%":[136],"smaller":[137],"consumes":[140],"50%":[141],"lesser":[142],"power.":[143]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}