{"id":"https://openalex.org/W2736114795","doi":"https://doi.org/10.1109/ised.2016.7977065","title":"32 Bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier","display_name":"32 Bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2736114795","doi":"https://doi.org/10.1109/ised.2016.7977065","mag":"2736114795"},"language":"en","primary_location":{"id":"doi:10.1109/ised.2016.7977065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2016.7977065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046827244","display_name":"Raj Prakash Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raj Prakash Singh","raw_affiliation_strings":["Dept. of ECE, Bangalore Institute of Technology, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Bangalore Institute of Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053922216","display_name":"Ankit K. Vashishtha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ankit K. Vashishtha","raw_affiliation_strings":["BIT, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BIT, Bangalore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034092912","display_name":"R. Krishna","orcid":"https://orcid.org/0000-0001-6636-4323"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Krishna","raw_affiliation_strings":["Dept. of ECE, Bangalore Institute of Technology, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Bangalore Institute of Technology, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7220004796981812},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7213249206542969},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5567467212677002},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4634551703929901},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43485477566719055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37734103202819824},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3758758306503296},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34014564752578735},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3331238925457001},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.27868276834487915},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07300260663032532}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7220004796981812},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7213249206542969},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5567467212677002},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4634551703929901},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43485477566719055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37734103202819824},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3758758306503296},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34014564752578735},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3331238925457001},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.27868276834487915},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07300260663032532},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ised.2016.7977065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ised.2016.7977065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1680705574","https://openalex.org/W2036206036","https://openalex.org/W2041324541","https://openalex.org/W2121454685","https://openalex.org/W2139463923","https://openalex.org/W2151181453","https://openalex.org/W2157855196","https://openalex.org/W2204754129","https://openalex.org/W2316374814","https://openalex.org/W4234919549"],"related_works":["https://openalex.org/W4281295723","https://openalex.org/W2035206467","https://openalex.org/W1847510165","https://openalex.org/W2512308948","https://openalex.org/W2068921804","https://openalex.org/W2375524523","https://openalex.org/W1464584969","https://openalex.org/W2131244819","https://openalex.org/W2527253132","https://openalex.org/W4387696986"],"abstract_inverted_index":{"A":[0],"32":[1],"bit":[2],"re-configurable":[3,48],"RISC":[4,38],"processor":[5,70,103],"design":[6,14,104,115,129],"has":[7,51,87,116,140],"been":[8,52,88,141],"proposed":[9,42],"in":[10],"this":[11,69,102],"paper.":[12],"The":[13,64,114,128],"is":[15,130],"based":[16],"on":[17,143],"BETA":[18,62],"Instruction":[19],"Set":[20],"Architecture,":[21],"introduced":[22,53],"by":[23],"MIT,":[24],"USA":[25],"with":[26,79,93],"precise":[27],"no.":[28],"of":[29,111],"instructions":[30],"for":[31,76,90,124],"high":[32],"speed":[33],"computing":[34],"using":[35,132,147],"general":[36,121],"purpose":[37,122],"processors.":[39],"In":[40],"our":[41],"design,":[43],"a":[44,73],"new":[45],"non-pipelined":[46],"and":[47,81,98,137],"data":[49,99],"path":[50],"to":[54,61,71,108],"provide":[55],"inbuilt":[56],"matrix":[57,66],"multiplication":[58],"functionality":[59],"additional":[60],"ISA.":[63],"incorporated":[65],"multiplier":[67],"enables":[68],"be":[72],"great":[74],"option":[75],"DSP":[77],"applications":[78],"signal":[80],"image":[82],"processing":[83],"requirements.":[84],"Von-Neumann":[85],"architecture":[86],"followed":[89],"memory":[91],"implementation":[92],"two":[94],"separate":[95],"32-bits":[96],"address":[97],"lines.":[100],"Hence,":[101],"can":[105],"support":[106],"up":[107],"4":[109],"GB":[110],"external":[112],"memory.":[113],"thirty":[117],"32bit":[118],"sized":[119],"internal":[120],"registers":[123],"direct":[125],"instruction":[126],"fetch.":[127],"implemented":[131],"Verilog":[133],"HDL.":[134],"Further,":[135],"synthesis":[136],"function":[138],"verification":[139],"done":[142],"Xilinx":[144,148],"Virtex":[145],"6":[146],"Tool":[149],"suit.":[150]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}