{"id":"https://openalex.org/W3107360459","doi":"https://doi.org/10.1109/isdcs49393.2020.9263015","title":"An Efficient Test Scheduling to Co-optimize Test Time and Peak Power for 3D ICs","display_name":"An Efficient Test Scheduling to Co-optimize Test Time and Peak Power for 3D ICs","publication_year":2020,"publication_date":"2020-03-04","ids":{"openalex":"https://openalex.org/W3107360459","doi":"https://doi.org/10.1109/isdcs49393.2020.9263015","mag":"3107360459"},"language":"en","primary_location":{"id":"doi:10.1109/isdcs49393.2020.9263015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isdcs49393.2020.9263015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on Devices, Circuits and Systems (ISDCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066018222","display_name":"Subhajit Chatterjee","orcid":"https://orcid.org/0000-0003-1648-6095"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subhajit Chatterjee","raw_affiliation_strings":["School of VLSI Technology, IIEST, Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of VLSI Technology, IIEST, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102740051","display_name":"Surajit Kumar Roy","orcid":"https://orcid.org/0000-0003-3458-6874"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Surajit Kumar Roy","raw_affiliation_strings":["School of VLSI Technology, IIEST, Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of VLSI Technology, IIEST, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033232210","display_name":"Chandan Giri","orcid":"https://orcid.org/0000-0003-3687-6242"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Giri","raw_affiliation_strings":["School of VLSI Technology, IIEST, Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of VLSI Technology, IIEST, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["IIEST, Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIEST, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11723687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6921439170837402},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6903417706489563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6118671894073486},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5457664132118225},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5454181432723999},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5443188548088074},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5294069051742554},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4926825165748596},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.43890756368637085},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3937373757362366},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39313769340515137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24092614650726318},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.16441988945007324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1406915783882141},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11158502101898193}],"concepts":[{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6921439170837402},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6903417706489563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6118671894073486},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5457664132118225},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5454181432723999},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5443188548088074},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5294069051742554},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4926825165748596},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.43890756368637085},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3937373757362366},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39313769340515137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24092614650726318},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.16441988945007324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1406915783882141},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11158502101898193},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isdcs49393.2020.9263015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isdcs49393.2020.9263015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on Devices, Circuits and Systems (ISDCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1963835675","https://openalex.org/W1990264958","https://openalex.org/W2049885193","https://openalex.org/W2071003187","https://openalex.org/W2103022917","https://openalex.org/W2119648869","https://openalex.org/W2137893918","https://openalex.org/W2144149750","https://openalex.org/W2155288938","https://openalex.org/W2165642910","https://openalex.org/W2294473357","https://openalex.org/W2795040920"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W3163301441","https://openalex.org/W1522190160","https://openalex.org/W2156107436","https://openalex.org/W3215142653"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuit":[2],"(3D":[3],"IC)":[4],"is":[5,25,65,82],"an":[6],"emerging":[7],"field":[8],"with":[9,72],"huge":[10],"prospects.":[11],"It":[12],"provides":[13],"significant":[14],"benefits":[15],"over":[16],"conventional":[17,30],"2D":[18,31],"IC.":[19],"However,":[20],"testing":[21],"of":[22,61],"3D":[23,52],"ICs":[24,32,53],"quite":[26],"challenging":[27],"compared":[28],"to":[29,34,37,54,70,85],"due":[33],"constrained":[35],"access":[36],"the":[38,62],"cores":[39],"and":[40,68],"high":[41],"power":[42,60],"density.":[43],"This":[44],"work":[45],"presents":[46],"a":[47,76],"test":[48,56,73,87],"scheduling":[49],"algorithm":[50,92],"for":[51],"minimize":[55],"time.":[57],"The":[58,90],"peak":[59],"generated":[63],"schedule":[64],"also":[66,83],"considered":[67,84],"optimized":[69],"balance":[71],"time":[74],"using":[75],"weighted":[77],"cost":[78],"function.":[79],"TSV":[80],"limit":[81],"check":[86],"resource":[88],"cost.":[89],"proposed":[91],"applied":[93],"on":[94],"different":[95],"ITC'02":[96],"benchmark":[97],"circuits":[98],"shows":[99],"promising":[100],"results.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}