{"id":"https://openalex.org/W3106630201","doi":"https://doi.org/10.1109/isdcs49393.2020.9263014","title":"Design and Implementation of an Efficient Dadda Multiplier Using Novel Compressors and Fast Adder","display_name":"Design and Implementation of an Efficient Dadda Multiplier Using Novel Compressors and Fast Adder","publication_year":2020,"publication_date":"2020-03-04","ids":{"openalex":"https://openalex.org/W3106630201","doi":"https://doi.org/10.1109/isdcs49393.2020.9263014","mag":"3106630201"},"language":"en","primary_location":{"id":"doi:10.1109/isdcs49393.2020.9263014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isdcs49393.2020.9263014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on Devices, Circuits and Systems (ISDCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004848740","display_name":"Sebastian Alen","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Alen Sebastian","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070087034","display_name":"Jose Felix","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Felix Jose","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050645816","display_name":"Krishnaa Gopakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Krishnaa Gopakumar","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000596807","display_name":"Pradheep Thiyagarajan","orcid":"https://orcid.org/0000-0003-1477-7673"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pradheep Thiyagarajan","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004848740"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.44499784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8196982145309448},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8178271055221558},{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.6518735885620117},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6314917802810669},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6130037903785706},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5656630992889404},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5177223086357117},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46087151765823364},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45877397060394287},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41187068819999695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36522984504699707},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24565750360488892},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2401825487613678},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23717918992042542},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17036870121955872},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08477845788002014}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8196982145309448},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8178271055221558},{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.6518735885620117},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6314917802810669},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6130037903785706},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5656630992889404},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5177223086357117},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46087151765823364},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45877397060394287},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41187068819999695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36522984504699707},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24565750360488892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2401825487613678},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23717918992042542},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17036870121955872},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08477845788002014},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isdcs49393.2020.9263014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isdcs49393.2020.9263014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on Devices, Circuits and Systems (ISDCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W1983849809","https://openalex.org/W2027130196","https://openalex.org/W2124651102","https://openalex.org/W2127974982","https://openalex.org/W2182596532","https://openalex.org/W2394240803","https://openalex.org/W2577531088","https://openalex.org/W6657304462"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W2766377030","https://openalex.org/W2041787842"],"abstract_inverted_index":{"Fast":[0],"multipliers":[1],"play":[2],"a":[3,28],"significant":[4],"role":[5],"in":[6,79],"digital":[7],"signal":[8],"processing":[9],"(DSP)":[10],"and":[11,18,49,61,83,85],"Arithmetic":[12],"Logic":[13],"Unit":[14],"(ALU)":[15],"systems.":[16],"Delay":[17],"area":[19],"are":[20,54,59,95],"cardinal":[21],"factors":[22],"that":[23],"limit":[24],"the":[25,76],"performance":[26],"of":[27,81],"VLSI":[29],"design":[30,68,78],"circuit.":[31],"The":[32,93],"paper":[33],"focuses":[34],"on":[35],"new":[36],"approaches":[37],"to":[38,71],"Dadda":[39],"Multiplier":[40],"using":[41,97],"Novel":[42],"compressor":[43],"designs.":[44,66],"Two":[45],"novel":[46],"4-2":[47],"compressors":[48,53],"modified":[50],"higher":[51],"order":[52],"introduced.":[55],"Three":[56],"multiplier":[57,65,91],"designs":[58,94],"proposed":[60],"compared":[62],"with":[63,75],"existing":[64,77],"Proposed":[67],"is":[69],"found":[70],"be":[72,87],"more":[73],"optimal":[74],"terms":[80],"delay":[82],"area,":[84],"can":[86],"used":[88],"for":[89],"exact":[90],"applications.":[92],"simulated":[96],"Xilinx":[98],"ISE":[99],"tool.":[100]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}