{"id":"https://openalex.org/W4390552039","doi":"https://doi.org/10.1109/iscit57293.2023.10376034","title":"Microprocessor Instruction Design Tool for RISC-V Architecture","display_name":"Microprocessor Instruction Design Tool for RISC-V Architecture","publication_year":2023,"publication_date":"2023-10-16","ids":{"openalex":"https://openalex.org/W4390552039","doi":"https://doi.org/10.1109/iscit57293.2023.10376034"},"language":"en","primary_location":{"id":"doi:10.1109/iscit57293.2023.10376034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit57293.2023.10376034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 22nd International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113087890","display_name":"Jiahui Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Luo Jiahui","raw_affiliation_strings":["Meiji University,Computer Science Program Graduate School of Science and Technology,Kanagawa,Japan","Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Meiji University,Computer Science Program Graduate School of Science and Technology,Kanagawa,Japan","institution_ids":["https://openalex.org/I16656306"]},{"raw_affiliation_string":"Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan","institution_ids":["https://openalex.org/I16656306"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112748259","display_name":"Tomoyuki Morimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]},{"id":"https://openalex.org/I4210113276","display_name":"Cox & Company (United States)","ror":"https://ror.org/0230prd66","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113276"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Tomoyuki Morimoto","raw_affiliation_strings":["VIAX Co.Ltd","Department of Computer Science, School of Science and Technology, Meiji University, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIAX Co.Ltd","institution_ids":["https://openalex.org/I4210113276"]},{"raw_affiliation_string":"Department of Computer Science, School of Science and Technology, Meiji University, Kanagawa, Japan","institution_ids":["https://openalex.org/I16656306"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020847874","display_name":"Tadahiro Ogita","orcid":null},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadahiro Ogita","raw_affiliation_strings":["TOYOTA MOTOR CORPORATION","Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TOYOTA MOTOR CORPORATION","institution_ids":[]},{"raw_affiliation_string":"Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan","institution_ids":["https://openalex.org/I16656306"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001848536","display_name":"Ryota Kawamata","orcid":null},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]},{"id":"https://openalex.org/I4210095299","display_name":"Mitsui Sugar (Japan)","ror":"https://ror.org/00v7rqs27","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210095299"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryota Kawamata","raw_affiliation_strings":["SUS Co., Ltd","Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SUS Co., Ltd","institution_ids":["https://openalex.org/I4210095299"]},{"raw_affiliation_string":"Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan","institution_ids":["https://openalex.org/I16656306"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451891","display_name":"Ziming Wang","orcid":"https://orcid.org/0000-0003-0564-8757"},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Wang Ziming","raw_affiliation_strings":["Meiji University,Computer Science Program Graduate School of Science and Technology,Kanagawa,Japan","Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Meiji University,Computer Science Program Graduate School of Science and Technology,Kanagawa,Japan","institution_ids":["https://openalex.org/I16656306"]},{"raw_affiliation_string":"Computer Science Program Graduate School of Science and Technology, Meiji University, Kanagawa, Japan","institution_ids":["https://openalex.org/I16656306"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054071085","display_name":"Toshiyuki Tsutsumi","orcid":"https://orcid.org/0000-0002-3566-390X"},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiyuki Tsutsumi","raw_affiliation_strings":["Meiji University,School of Science and Technology,Department of Computer Science,Kanagawa,Japan","Department of Computer Science, School of Science and Technology, Meiji University, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Meiji University,School of Science and Technology,Department of Computer Science,Kanagawa,Japan","institution_ids":["https://openalex.org/I16656306"]},{"raw_affiliation_string":"Department of Computer Science, School of Science and Technology, Meiji University, Kanagawa, Japan","institution_ids":["https://openalex.org/I16656306"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8352,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77808599,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8721062541007996},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7983620166778564},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.703863799571991},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5718392133712769},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5599828958511353},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5511063933372498},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.486451119184494},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3466047942638397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34294363856315613},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32309556007385254},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1289445161819458}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8721062541007996},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7983620166778564},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.703863799571991},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5718392133712769},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5599828958511353},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5511063933372498},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.486451119184494},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3466047942638397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34294363856315613},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32309556007385254},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1289445161819458},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscit57293.2023.10376034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit57293.2023.10376034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 22nd International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W2956501515","https://openalex.org/W2990391878","https://openalex.org/W3017745964","https://openalex.org/W3023052894","https://openalex.org/W3211431797","https://openalex.org/W4293083489","https://openalex.org/W4308654577","https://openalex.org/W4321381226","https://openalex.org/W6960215040"],"related_works":["https://openalex.org/W2982642548","https://openalex.org/W2009783759","https://openalex.org/W91723605","https://openalex.org/W2047885859","https://openalex.org/W2941371147","https://openalex.org/W2169936393","https://openalex.org/W2534569838","https://openalex.org/W2036206036","https://openalex.org/W2148099609","https://openalex.org/W3208094633"],"abstract_inverted_index":{"We":[0],"have":[1,41,50,60,105,141,172],"been":[2],"developing":[3],"MEIMAT":[4,11,27,54,71,99,193,211],"(MEiji":[5],"Microprocessor":[6],"Architecture":[7],"Design":[8],"Tools).":[9],"The":[10],"is":[12,75,82,121],"essentially":[13],"designed":[14],"to":[15,18,46,112],"be":[16,67,190,199],"able":[17],"represent":[19],"any":[20],"instruction":[21,100,162,212],"of":[22,32,185],"various":[23],"processors":[24],"by":[25,69,123],"the":[26,43,47,63,70,79,86,90,98,114,118,161,176,180,186,205,210],"meta-instruction":[28],"in":[29,97,129,160,179,209],"two":[30],"ways":[31],"semantic":[33,72,87],"and":[34,49,89,169,195],"functional":[35,80],"expressions.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40,59,104,140,171],"verified":[42,61,77],"RISC-V":[44,64,115,119,147,187,206],"support":[45],"MEIMAT,":[48],"improved":[51],"so":[52],"that":[53,78,175],"further":[55,135],"supports":[56],"RISC-V.":[57],"First,":[58],"whether":[62],"instructions":[65,178,183],"can":[66,189,198],"expressed":[68],"expression.":[73],"It":[74],"also":[76,142],"expression":[81],"automatically":[83],"generated":[84,96],"from":[85],"instruction,":[88],"corresponding":[91],"correct":[92],"circuit":[93,202],"diagrams":[94,203],"are":[95],"visualization":[101,163,213],"tool.":[102,164,214],"Then,":[103],"newly":[106],"developed":[107],"a":[108,153,157],"stage":[109,207],"configuration":[110,208],"mechanism":[111],"implement":[113],"instructions.":[116],"Because":[117],"architecture":[120,188],"implemented":[122],"4":[124],"or":[125],"5":[126],"processing":[127],"stages":[128],"most":[130],"actual":[131],"processors.":[132],"To":[133],"develop":[134],"an":[136],"easy-to-understand":[137],"design":[138],"tool,":[139],"introduced":[143],"illustration":[144],"windows":[145],"for":[146],"specified":[148],"hardware":[149],"modules":[150],"such":[151],"as":[152,201],"register":[154,159],"file,":[155],"especially":[156],"status":[158],"Finally,":[165],"through":[166],"these":[167],"verifications":[168],"improvements,":[170],"successfully":[173],"confirmed":[174],"43":[177],"RISCV":[181],"(RV32I)":[182],"set":[184],"converted":[191],"into":[192],"meta-instructions,":[194],"then":[196],"they":[197],"represented":[200],"with":[204]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}