{"id":"https://openalex.org/W2783272565","doi":"https://doi.org/10.1109/iscit.2017.8261195","title":"A sinusoidal reference signal based high accuracy timing skew mismatch estimation scheme for time interleaved ADC","display_name":"A sinusoidal reference signal based high accuracy timing skew mismatch estimation scheme for time interleaved ADC","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2783272565","doi":"https://doi.org/10.1109/iscit.2017.8261195","mag":"2783272565"},"language":"en","primary_location":{"id":"doi:10.1109/iscit.2017.8261195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit.2017.8261195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 17th International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064245213","display_name":"Ruwu Xiao","orcid":"https://orcid.org/0000-0002-1415-5981"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ruwu Xiao","raw_affiliation_strings":["The School of Electronics Engineering and Computer Science, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"The School of Electronics Engineering and Computer Science, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016670584","display_name":"Qiying Lei","orcid":"https://orcid.org/0000-0003-3442-3848"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiying Lei","raw_affiliation_strings":["The School of Electronics Engineering and Computer Science, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"The School of Electronics Engineering and Computer Science, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034189661","display_name":"Xuan Guo","orcid":"https://orcid.org/0000-0001-8052-6165"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Guo","raw_affiliation_strings":["The School of Electronics Engineering and Computer Science, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"The School of Electronics Engineering and Computer Science, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087531885","display_name":"Yuping Zhao","orcid":"https://orcid.org/0000-0003-1199-9318"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuping Zhao","raw_affiliation_strings":["The School of Electronics Engineering and Computer Science, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"The School of Electronics Engineering and Computer Science, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064245213"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.2549,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56779372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8178024888038635},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7863293886184692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6710450053215027},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6505637168884277},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5677413940429688},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5595906376838684},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5544582009315491},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5078855156898499},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49897074699401855},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4848381280899048},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4723083972930908},{"id":"https://openalex.org/keywords/self-clocking-signal","display_name":"Self-clocking signal","score":0.43647706508636475},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.4357033967971802},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.43473172187805176},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.30658668279647827},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.29097381234169006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14309245347976685},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.14157679677009583},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12225830554962158}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8178024888038635},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7863293886184692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6710450053215027},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6505637168884277},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5677413940429688},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5595906376838684},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5544582009315491},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5078855156898499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49897074699401855},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4848381280899048},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4723083972930908},{"id":"https://openalex.org/C171051901","wikidata":"https://www.wikidata.org/wiki/Q2389679","display_name":"Self-clocking signal","level":5,"score":0.43647706508636475},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4357033967971802},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.43473172187805176},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.30658668279647827},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.29097381234169006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14309245347976685},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.14157679677009583},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12225830554962158},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscit.2017.8261195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit.2017.8261195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 17th International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2007605560","https://openalex.org/W2036945392","https://openalex.org/W2052801273","https://openalex.org/W2070721201","https://openalex.org/W2211494338","https://openalex.org/W2219722313","https://openalex.org/W2274713926","https://openalex.org/W2336452661","https://openalex.org/W2344214917","https://openalex.org/W2536193282"],"related_works":["https://openalex.org/W2389820945","https://openalex.org/W2052455055","https://openalex.org/W2124909075","https://openalex.org/W2109520798","https://openalex.org/W2090237663","https://openalex.org/W44255833","https://openalex.org/W1842357617","https://openalex.org/W2411759562","https://openalex.org/W2606047588","https://openalex.org/W2147289961"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposed":[2],"a":[3,40,48],"reference":[4,22,37,73,104],"signal":[5,23,38,74,114],"based":[6],"timing":[7,29,130],"skew":[8,30,131],"estimation":[9,122],"scheme":[10],"for":[11,113],"time":[12],"interleaved":[13],"(TI)":[14],"analog":[15],"to":[16,26,52],"digital":[17,99],"convertor":[18],"(ADC).":[19],"A":[20],"sinusoidal":[21,42],"is":[24,39,93,124,132,136],"employed":[25],"estimate":[27],"the":[28,33,59,66,70,72,82,98,103,108,121,129,139,143],"mismatch":[31],"between":[32,97],"sub-channel":[34],"ADCs.":[35],"The":[36],"filtered":[41],"signal,":[43,105],"thus":[44],"it":[45],"takes":[46],"only":[47,125],"very":[49],"small":[50],"bandwidth":[51],"achieve":[53],"better":[54],"anti-interference":[55],"capability.":[56],"Generated":[57],"by":[58],"same":[60],"clock":[61,68,101],"management":[62],"unit":[63],"which":[64,135],"generates":[65],"sampling":[67,147],"of":[69,110,142],"sub-ADCs,":[71],"does":[75],"not":[76],"require":[77],"additional":[78],"circuits,":[79],"and":[80,102],"provides":[81],"system":[83],"with":[84],"real-time":[85],"tracking":[86],"capability":[87],"against":[88],"environmental":[89],"changes.":[90],"And":[91],"there":[92],"no":[94],"frequency":[95,115],"error/jitter":[96],"domain":[100],"thereby":[106],"reducing":[107],"consumption":[109],"computational":[111],"resources":[112],"synchronization.":[116],"Simulation":[117],"results":[118],"shows":[119],"that":[120],"error":[123],"5.8":[126],"fs":[127],"when":[128],"100":[133],"fs,":[134],"comparable":[137],"as":[138],"jitter":[140],"performance":[141],"TI":[144],"ADC's":[145],"typical":[146],"clock.":[148]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}