{"id":"https://openalex.org/W2342712895","doi":"https://doi.org/10.1109/iscit.2015.7458369","title":"FPGA implementation of stochastic flash A-to-D converter and its evaluation","display_name":"FPGA implementation of stochastic flash A-to-D converter and its evaluation","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2342712895","doi":"https://doi.org/10.1109/iscit.2015.7458369","mag":"2342712895"},"language":"en","primary_location":{"id":"doi:10.1109/iscit.2015.7458369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit.2015.7458369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 15th International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073819440","display_name":"Hisato Takehata","orcid":null},"institutions":[{"id":"https://openalex.org/I98957242","display_name":"Kitami Institute of Technology","ror":"https://ror.org/05wks2t16","country_code":"JP","type":"education","lineage":["https://openalex.org/I98957242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hisato Takehata","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan","institution_ids":["https://openalex.org/I98957242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006252814","display_name":"Toshiki Sugimoto","orcid":"https://orcid.org/0000-0003-3453-6009"},"institutions":[{"id":"https://openalex.org/I98957242","display_name":"Kitami Institute of Technology","ror":"https://ror.org/05wks2t16","country_code":"JP","type":"education","lineage":["https://openalex.org/I98957242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiki Sugimoto","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan","institution_ids":["https://openalex.org/I98957242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022313011","display_name":"Hiroshi Tanimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I98957242","display_name":"Kitami Institute of Technology","ror":"https://ror.org/05wks2t16","country_code":"JP","type":"education","lineage":["https://openalex.org/I98957242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Tanimoto","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan","institution_ids":["https://openalex.org/I98957242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000178698","display_name":"Shingo Yoshizawa","orcid":"https://orcid.org/0000-0002-3988-4929"},"institutions":[{"id":"https://openalex.org/I98957242","display_name":"Kitami Institute of Technology","ror":"https://ror.org/05wks2t16","country_code":"JP","type":"education","lineage":["https://openalex.org/I98957242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shingo Yoshizawa","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kitami Institute of Technology, Kitami, Japan","institution_ids":["https://openalex.org/I98957242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98957242"],"apc_list":null,"apc_paid":null,"fwci":1.7976,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.85401614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"131 c","issue":null,"first_page":"311","last_page":"314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6927769780158997},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6675626039505005},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.658727765083313},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.6142577528953552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5836367607116699},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.5484252572059631},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.5407483577728271},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5264701843261719},{"id":"https://openalex.org/keywords/linearization","display_name":"Linearization","score":0.4781447649002075},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.4318324327468872},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4230424761772156},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38983801007270813},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3709203004837036},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24675202369689941},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24066948890686035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22861766815185547},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1293630599975586},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12259191274642944},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09627559781074524},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09324011206626892}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6927769780158997},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6675626039505005},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.658727765083313},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.6142577528953552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5836367607116699},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.5484252572059631},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5407483577728271},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5264701843261719},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.4781447649002075},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4318324327468872},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4230424761772156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38983801007270813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3709203004837036},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24675202369689941},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24066948890686035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22861766815185547},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1293630599975586},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12259191274642944},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09627559781074524},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09324011206626892},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscit.2015.7458369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit.2015.7458369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 15th International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1969925016","https://openalex.org/W1983740965","https://openalex.org/W2060035179","https://openalex.org/W2073401549","https://openalex.org/W2125162666","https://openalex.org/W2153824024","https://openalex.org/W2156360584","https://openalex.org/W6668655450"],"related_works":["https://openalex.org/W3028366910","https://openalex.org/W2340159482","https://openalex.org/W2297502789","https://openalex.org/W2809902876","https://openalex.org/W2147238716","https://openalex.org/W955403257","https://openalex.org/W2381982958","https://openalex.org/W4211167545","https://openalex.org/W1771023983","https://openalex.org/W2766191609"],"abstract_inverted_index":{"We":[0],"report":[1],"a":[2],"hardware":[3,22],"implementation":[4],"of":[5,49,55],"stochastic":[6],"flash":[7],"A-to-D":[8],"converter":[9],"(SFADC)":[10],"with":[11,29,93],"dynamic":[12],"element":[13],"matching":[14],"(DEM)":[15],"technique.":[16],"For":[17],"fast":[18],"prototyping,":[19],"the":[20,50,60,76],"SFADC":[21,92],"was":[23],"implemented":[24,40],"on":[25],"an":[26],"FPGA":[27],"board":[28],"64":[30],"on-chip":[31],"inverters":[32],"using":[33],"as":[34],"comparators.":[35],"The":[36],"DEM":[37,79],"circuit":[38],"is":[39,45,66,84],"by":[41,90],"analog":[42],"multiplexer,":[43],"which":[44],"put":[46],"in":[47],"front":[48],"main":[51],"SFADC.":[52],"Measured":[53],"histogram":[54],"comparator":[56],"offset":[57],"voltage":[58],"resembles":[59],"normal":[61],"distribution,":[62],"but":[63],"actually":[64],"it":[65],"not,":[67],"according":[68],"to":[69],"\u03c72test":[70],"result":[71],"for":[72,96],"5%":[73],"p-value.":[74],"However,":[75],"linearization":[77],"and":[78,82],"works":[80],"nicely":[81],"SFDR":[83],"improved":[85],"more":[86],"than":[87],"5":[88],"dB":[89],"proposed":[91],"DEM,":[94],"even":[95],"non-normal":[97],"distribution.":[98]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}