{"id":"https://openalex.org/W2343117503","doi":"https://doi.org/10.1109/iscit.2015.7458342","title":"Area-efficient LUT-like programmable logic using atom switch and its mapping algorithm","display_name":"Area-efficient LUT-like programmable logic using atom switch and its mapping algorithm","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2343117503","doi":"https://doi.org/10.1109/iscit.2015.7458342","mag":"2343117503"},"language":"en","primary_location":{"id":"doi:10.1109/iscit.2015.7458342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit.2015.7458342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 15th International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064152381","display_name":"Toshiki Higashi","orcid":"https://orcid.org/0000-0001-6484-9204"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshiki Higashi","raw_affiliation_strings":["Graduate School of Information Science and Engineering, Ritsumeikan University"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science and Engineering, Ritsumeikan University","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074384306","display_name":"Hiroyuki Ochi","orcid":"https://orcid.org/0000-0002-9075-6711"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Ochi","raw_affiliation_strings":["College of Information Science and Engineering, Ritsumeikan University/JST"],"affiliations":[{"raw_affiliation_string":"College of Information Science and Engineering, Ritsumeikan University/JST","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064152381"],"corresponding_institution_ids":["https://openalex.org/I135768898"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74012714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"201","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8601560592651367},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7892447710037231},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6393108367919922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6374540328979492},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6085484027862549},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5762385725975037},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5628730654716492},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5564450025558472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5314950346946716},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5104800462722778},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4899965822696686},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.44642823934555054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4413383901119232},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4399054944515228},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41870665550231934},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4035133719444275},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35345739126205444},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2495267391204834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23319080471992493},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0921429991722107}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8601560592651367},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7892447710037231},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6393108367919922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6374540328979492},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6085484027862549},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5762385725975037},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5628730654716492},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5564450025558472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5314950346946716},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5104800462722778},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4899965822696686},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.44642823934555054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4413383901119232},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4399054944515228},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41870665550231934},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4035133719444275},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35345739126205444},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2495267391204834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23319080471992493},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0921429991722107},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscit.2015.7458342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscit.2015.7458342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 15th International Symposium on Communications and Information Technologies (ISCIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1970809418","https://openalex.org/W2005602803","https://openalex.org/W2042507899","https://openalex.org/W2142642265","https://openalex.org/W2168493238"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W1553835358","https://openalex.org/W3105918491","https://openalex.org/W2254425074","https://openalex.org/W2034419237","https://openalex.org/W2490069675","https://openalex.org/W2102777336","https://openalex.org/W2525933112"],"abstract_inverted_index":{"This":[0,108],"paper":[1,163],"proposes":[2,165],"0-1-A-A\u0305":[3,89,160],"LUT,":[4,182],"a":[5,13,21,36,44,79,83,100,106,139,166,208],"new":[6],"programmable":[7],"logic":[8,132,140],"using":[9,82,180,187,199],"atom":[10,86],"switches,":[11,87],"and":[12,38,183],"mapping":[14,168,179],"algorithm":[15],"for":[16],"it.":[17],"Atom":[18],"switch":[19,45,119],"is":[20,30,103,109,135,190],"non-volatile":[22],"memory":[23,80],"device":[24,46],"of":[25,35,56,85,97,99,114,124,145,207,210],"very":[26],"small":[27],"geometry":[28],"which":[29,205],"fabricated":[31],"between":[32],"metal":[33],"layers":[34],"VLSI,":[37],"it":[39,134],"can":[40,48],"be":[41,157],"used":[42,61],"as":[43,214],"that":[47],"hold":[49],"its":[50],"state.":[51],"While":[52],"considerable":[53],"area":[54,93],"reduction":[55,94],"Look":[57],"Up":[58],"Tables":[59],"(LUTs)":[60],"in":[62,147,193],"conventional":[63,201],"Field":[64],"Programmable":[65],"Gate":[66],"Arrays":[67],"(FPGAs)":[68],"has":[69],"been":[70],"achieved":[71,110],"by":[72,111],"simply":[73],"replacing":[74],"each":[75],"SRAM":[76],"element":[77,81],"with":[78,142,198],"pair":[84],"our":[88,171,181,188,215],"LUT":[90],"achieves":[91],"further":[92],"since":[95],"number":[96,144],"inputs":[98],"multiplexer":[101],"(MUX)":[102],"reduced":[104],"to":[105,117,137,149,156,159],"half.":[107],"applying":[112],"one":[113],"input":[115,126],"signals":[116],"the":[118,122,130,184,194,200,211],"array.":[120],"Since":[121],"fanout":[123,146],"this":[125,162],"buffer":[127],"depends":[128],"on":[129],"mapped":[131,158],"function,":[133],"preferred":[136],"choose":[138],"function":[141],"fewer":[143],"order":[148],"reduce":[150],"delay.":[151],"To":[152],"avoid":[153],"non-preferred":[154,173],"functions":[155,174],"LUTs":[161],"also":[164],"technology":[167],"algorithm.":[169],"From":[170],"experiments,":[172],"are":[175],"successfully":[176],"excluded":[177],"from":[178],"circuit":[185],"depth":[186],"k-LUT":[189],"25%":[191],"smaller":[192],"best":[195],"case":[196],"compared":[197],"(k":[202],"-":[203],"1)-LUT":[204],"composed":[206],"MUX":[209],"same":[212],"size":[213],"k-LUT.":[216]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}