{"id":"https://openalex.org/W2017087955","doi":"https://doi.org/10.1109/iscc.2009.5202247","title":"An efficient stream memory architecture for heterogeneous multicore processor","display_name":"An efficient stream memory architecture for heterogeneous multicore processor","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2017087955","doi":"https://doi.org/10.1109/iscc.2009.5202247","mag":"2017087955"},"language":"en","primary_location":{"id":"doi:10.1109/iscc.2009.5202247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscc.2009.5202247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Symposium on Computers and Communications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019904497","display_name":"Rangyu Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rangyu Deng","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100623943","display_name":"Weixia Xu","orcid":"https://orcid.org/0009-0007-6327-7372"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weixia Xu","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103276566","display_name":"Qiang Dou","orcid":"https://orcid.org/0000-0003-2320-8413"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Dou","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010062994","display_name":"Hongwei Zhou","orcid":"https://orcid.org/0009-0002-9782-9415"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongwei Zhou","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008770189","display_name":"Zefu Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zefu Dai","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101920994","display_name":"Haiyan Chen","orcid":"https://orcid.org/0009-0005-1640-4442"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haiyan Chen","raw_affiliation_strings":["School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, National University of Defense Technology, Changsha, Hunan 410073, China#TAB#","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.2681,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56145331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8395268321037292},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6343749761581421},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5113158226013184},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45279228687286377},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44039663672447205},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.43607062101364136},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.4330163300037384},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.42926979064941406},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4141239523887634},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.41300472617149353},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3720162808895111},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3699357211589813},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32707738876342773},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3104811906814575},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3013935983181},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2069929838180542},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11414843797683716},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08353957533836365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8395268321037292},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6343749761581421},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5113158226013184},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45279228687286377},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44039663672447205},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.43607062101364136},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.4330163300037384},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.42926979064941406},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4141239523887634},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.41300472617149353},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3720162808895111},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3699357211589813},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32707738876342773},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3104811906814575},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3013935983181},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2069929838180542},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11414843797683716},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08353957533836365},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscc.2009.5202247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscc.2009.5202247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Symposium on Computers and Communications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1968518918","https://openalex.org/W2108824541","https://openalex.org/W2121288477","https://openalex.org/W2136522229","https://openalex.org/W2385838359","https://openalex.org/W3015546205","https://openalex.org/W3046179202"],"related_works":["https://openalex.org/W2934889147","https://openalex.org/W2334181344","https://openalex.org/W4281924108","https://openalex.org/W3108003711","https://openalex.org/W2558276258","https://openalex.org/W2143690511","https://openalex.org/W2036525499","https://openalex.org/W4281569059","https://openalex.org/W2135236335","https://openalex.org/W1975698617"],"abstract_inverted_index":{"It":[0],"is":[1,84,101],"challenging":[2],"to":[3,62,103],"design":[4,39],"a":[5,29,83],"high":[6],"performance":[7,79],"memory":[8,32,43,48,76],"sub-system":[9],"for":[10,46,54],"heterogeneous":[11],"multicore":[12],"processor":[13],"FT64-3,":[14],"which":[15],"features":[16],"18":[17],"on":[18],"chip":[19],"64-bit":[20],"float":[21],"function":[22],"units.":[23],"In":[24],"this":[25],"paper,":[26],"we":[27],"propose":[28],"parallel":[30,74],"stream":[31,75],"architecture":[33],"that":[34],"can":[35],"greatly":[36],"leverage":[37],"the":[38,60,64,78,93],"idea":[40],"of":[41,68,80,97],"exploiting":[42],"level":[44],"parallelism":[45],"higher":[47],"throughput.,":[49],"Experimental":[50],"results":[51],"and":[52,66,100],"analysis":[53],"kernel":[55],"algorithms":[56],"are":[57],"presented":[58],"in":[59],"paper":[61],"show":[63],"efficiency":[65],"rationale":[67],"our":[69,73],"design.":[70],"By":[71],"employing":[72],"architercture,":[77],"FT64-3":[81],"with":[82,109],"2\u20133":[85],"orders":[86],"better":[87],"than":[88],"FT64-2":[89],"when":[90],"running":[91,105],"at":[92,106],"same":[94],"clock":[95],"frequency":[96],"500":[98],"MHz,":[99],"comparable":[102],"Itanium2":[104],"1.6GHz":[107],"but":[108],"less":[110],"hardware":[111],"cost.":[112]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}