{"id":"https://openalex.org/W7165149399","doi":"https://doi.org/10.1109/iscas66217.2026.11562817","title":"A Full-Custom Time-Domain Unary Sorter for Soft-Information Decoding in 65 nm CMOS","display_name":"A Full-Custom Time-Domain Unary Sorter for Soft-Information Decoding in 65 nm CMOS","publication_year":2026,"publication_date":"2026-05-24","ids":{"openalex":"https://openalex.org/W7165149399","doi":"https://doi.org/10.1109/iscas66217.2026.11562817"},"language":null,"primary_location":{"id":"doi:10.1109/iscas66217.2026.11562817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138860518","display_name":"Michel Cancalon","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Michel Cancalon","raw_affiliation_strings":["École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138834435","display_name":"Ludovic D. Blanc","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ludovic D. Blanc","raw_affiliation_strings":["École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100762435","display_name":"Christoph M\u00fcller","orcid":"https://orcid.org/0000-0001-5219-1695"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christoph M\u00fcller","raw_affiliation_strings":["École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451668","display_name":"Yuqi Wang","orcid":"https://orcid.org/0000-0001-9118-9619"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yuqi Wang","raw_affiliation_strings":["École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5136735325","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1417","last_page":"1421"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3765999972820282,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3765999972820282,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.17180000245571136,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.15160000324249268,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6139000058174133},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5440999865531921},{"id":"https://openalex.org/keywords/unary-operation","display_name":"Unary operation","score":0.4546999931335449},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.32659998536109924}],"concepts":[{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6139000058174133},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5440999865531921},{"id":"https://openalex.org/C78023250","wikidata":"https://www.wikidata.org/wiki/Q657596","display_name":"Unary operation","level":2,"score":0.4546999931335449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3928999900817871},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.38370001316070557},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3610000014305115},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35530000925064087},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3546999990940094},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.32659998536109924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3068999946117401},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.27649998664855957},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2700999975204468}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas66217.2026.11562817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1869546573","https://openalex.org/W2023355697","https://openalex.org/W2070265306","https://openalex.org/W2121510176","https://openalex.org/W2128765501","https://openalex.org/W2134017728","https://openalex.org/W2137813581","https://openalex.org/W2141389982","https://openalex.org/W2156938362","https://openalex.org/W2747629331","https://openalex.org/W2802559652","https://openalex.org/W2808237056","https://openalex.org/W2997799346","https://openalex.org/W3044760760","https://openalex.org/W3211855930","https://openalex.org/W3212772463","https://openalex.org/W4293025042","https://openalex.org/W4377969876","https://openalex.org/W4385080091","https://openalex.org/W4385216270","https://openalex.org/W4396982322","https://openalex.org/W4404788572","https://openalex.org/W4405491775","https://openalex.org/W4410143272","https://openalex.org/W4410738567"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2026-06-19T00:00:00"}