{"id":"https://openalex.org/W7165165281","doi":"https://doi.org/10.1109/iscas66217.2026.11562397","title":"Hybrid Dynamic/SRAM based TCAM Cell with Self-Gating Match Line and Adaptive VSS","display_name":"Hybrid Dynamic/SRAM based TCAM Cell with Self-Gating Match Line and Adaptive VSS","publication_year":2026,"publication_date":"2026-05-24","ids":{"openalex":"https://openalex.org/W7165165281","doi":"https://doi.org/10.1109/iscas66217.2026.11562397"},"language":null,"primary_location":{"id":"doi:10.1109/iscas66217.2026.11562397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138915156","display_name":"Xie He","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Xie He","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138903517","display_name":"Zuqi Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Zuqi Zhang","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130058037","display_name":"Zeyu Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Zeyu Liu","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138962488","display_name":"Chenghe Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chenghe Sun","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138850877","display_name":"Xiangyi Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Xiangyi Chu","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138883940","display_name":"Rui P. Martins","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138922365","display_name":"Pui-In Mak","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100743218","display_name":"Jiawei Xu","orcid":"https://orcid.org/0000-0002-6192-558X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Jiawei Xu","raw_affiliation_strings":["University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,The State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE,China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2352","last_page":"2356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5342000126838684,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5342000126838684,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.18719999492168427,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.10199999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.36629998683929443},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.2904999852180481},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.26489999890327454},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.2612000107765198},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.2565999925136566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5896000266075134},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.36629998683929443},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2904999852180481},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.28790000081062317},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.26489999890327454},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.2612000107765198},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2565999925136566},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.25609999895095825},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2502000033855438},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2434999942779541}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas66217.2026.11562397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337495","display_name":"Technology Development","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2073209050","https://openalex.org/W2099838977","https://openalex.org/W2761449753","https://openalex.org/W3012526224","https://openalex.org/W3047540732","https://openalex.org/W3214219427","https://openalex.org/W4293731758","https://openalex.org/W4367359592","https://openalex.org/W4411867262","https://openalex.org/W4412375039"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-19T00:00:00"}