{"id":"https://openalex.org/W7165176457","doi":"https://doi.org/10.1109/iscas66217.2026.11562130","title":"Generic Cryogenic VLSI Design Flow and Optimization Strategies for Energy-Efficient Computing","display_name":"Generic Cryogenic VLSI Design Flow and Optimization Strategies for Energy-Efficient Computing","publication_year":2026,"publication_date":"2026-05-24","ids":{"openalex":"https://openalex.org/W7165176457","doi":"https://doi.org/10.1109/iscas66217.2026.11562130"},"language":null,"primary_location":{"id":"doi:10.1109/iscas66217.2026.11562130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027379667","display_name":"Yumeng Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yumeng Yuan","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101196846","display_name":"Chang He","orcid":null},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang He","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052328870","display_name":"Yue Xin","orcid":"https://orcid.org/0000-0002-8813-5473"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Xin","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033624519","display_name":"Kagan Irez","orcid":"https://orcid.org/0000-0002-6871-7740"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kagan Irez","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100338337","display_name":"Zi Wang","orcid":"https://orcid.org/0000-0002-7361-1406"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zewei Wang","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009159975","display_name":"Xufeng Kou","orcid":"https://orcid.org/0000-0002-8860-5105"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xufeng Kou","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,Shanghai,China","institution_ids":["https://openalex.org/I30809798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I30809798"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2485","last_page":"2489"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.30300000309944153,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.30300000309944153,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2694000005722046,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.21140000224113464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.49889999628067017},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4830999970436096},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.38609999418258667},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2921999990940094},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2879999876022339}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5701000094413757},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.49889999628067017},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4830999970436096},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.38609999418258667},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.3206999897956848},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.31949999928474426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3147999942302704},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3068000078201294},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2879999876022339},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.2802000045776367},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2766999900341034},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.25220000743865967}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas66217.2026.11562130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8541046977043152,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2769815858","https://openalex.org/W2903808580","https://openalex.org/W3107649711","https://openalex.org/W3174195390","https://openalex.org/W4295308719","https://openalex.org/W4298219063","https://openalex.org/W4390414948","https://openalex.org/W4403948540","https://openalex.org/W4404317083","https://openalex.org/W4404688863","https://openalex.org/W4405893264","https://openalex.org/W4407637784","https://openalex.org/W4409046753"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-06-19T00:00:00"}