{"id":"https://openalex.org/W7165127850","doi":"https://doi.org/10.1109/iscas66217.2026.11562081","title":"A 0.562 mm <sup>2</sup> MTJ-Based Ising Machine for 48-bit Integer Factorization in 40 nm CMOS","display_name":"A 0.562 mm <sup>2</sup> MTJ-Based Ising Machine for 48-bit Integer Factorization in 40 nm CMOS","publication_year":2026,"publication_date":"2026-05-24","ids":{"openalex":"https://openalex.org/W7165127850","doi":"https://doi.org/10.1109/iscas66217.2026.11562081"},"language":null,"primary_location":{"id":"doi:10.1109/iscas66217.2026.11562081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138948114","display_name":"Kunpeng Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kunpeng Gao","raw_affiliation_strings":["School of Microelectronics Fudan University,State Key Laboratory of ASIC and System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138940214","display_name":"Jiadong Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiadong Chen","raw_affiliation_strings":["School of Microelectronics Fudan University,State Key Laboratory of ASIC and System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100398541","display_name":"Yifan Wang","orcid":"https://orcid.org/0000-0001-9307-5041"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yifan Wang","raw_affiliation_strings":["School of Microelectronic Fudan University,State Key Laboratory of ASIC and System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronic Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138867630","display_name":"Shaohao Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaohao Wang","raw_affiliation_strings":["Fuzhou University,Fuzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fuzhou University,Fuzhou,China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087374358","display_name":"Tai Min","orcid":"https://orcid.org/0000-0003-4682-4091"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tai Min","raw_affiliation_strings":["Xi&#x2019;An Jiaotong University,Xi&#x2019;An,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x2019;An Jiaotong University,Xi&#x2019;An,China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103242777","display_name":"Yufeng Xie","orcid":"https://orcid.org/0000-0002-6541-2925"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufeng Xie","raw_affiliation_strings":["School of Microelectronic Fudan University,State Key Laboratory of ASIC and System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronic Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.68713318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2515","last_page":"2519"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2110999971628189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2110999971628189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.210099995136261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.09040000289678574,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.49300000071525574},{"id":"https://openalex.org/keywords/factorization","display_name":"Factorization","score":0.48739999532699585},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47429999709129333},{"id":"https://openalex.org/keywords/ising-model","display_name":"Ising model","score":0.3158999979496002},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.2720000147819519}],"concepts":[{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.49300000071525574},{"id":"https://openalex.org/C187834632","wikidata":"https://www.wikidata.org/wiki/Q188804","display_name":"Factorization","level":2,"score":0.48739999532699585},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.48089998960494995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47429999709129333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43140000104904175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38199999928474426},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3353999853134155},{"id":"https://openalex.org/C51329190","wikidata":"https://www.wikidata.org/wiki/Q1076349","display_name":"Ising model","level":2,"score":0.3158999979496002},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.290800005197525},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.2856000065803528},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2720000147819519},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.2565999925136566},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas66217.2026.11562081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas66217.2026.11562081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1999802284","https://openalex.org/W2024860775","https://openalex.org/W2159739530","https://openalex.org/W2973749712","https://openalex.org/W3092039068","https://openalex.org/W3161984469","https://openalex.org/W4220963237","https://openalex.org/W4317435403","https://openalex.org/W4360605789","https://openalex.org/W4360606441","https://openalex.org/W4360606529","https://openalex.org/W4387090061","https://openalex.org/W4408229621","https://openalex.org/W4410852685","https://openalex.org/W4413173533"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-06-19T00:00:00"}