{"id":"https://openalex.org/W4400229842","doi":"https://doi.org/10.1109/iscas58744.2024.10558683","title":"Negative Capacitance FET 8T SRAM Computing in-Memory based Logic Design for Energy Efficient AI Edge Devices","display_name":"Negative Capacitance FET 8T SRAM Computing in-Memory based Logic Design for Energy Efficient AI Edge Devices","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400229842","doi":"https://doi.org/10.1109/iscas58744.2024.10558683"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558683","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013153563","display_name":"Birudu Venu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Birudu Venu","raw_affiliation_strings":["SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502"],"affiliations":[{"raw_affiliation_string":"SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502","institution_ids":["https://openalex.org/I4210131147"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092611587","display_name":"Tirumalarao Kadiyam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tirumalarao Kadiyam","raw_affiliation_strings":["SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502"],"affiliations":[{"raw_affiliation_string":"SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502","institution_ids":["https://openalex.org/I4210131147"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093992984","display_name":"Koteswararao Penumalli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Koteswararao Penumalli","raw_affiliation_strings":["SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502"],"affiliations":[{"raw_affiliation_string":"SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502","institution_ids":["https://openalex.org/I4210131147"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046189427","display_name":"Aditya Japa","orcid":"https://orcid.org/0000-0003-2408-5400"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aditya Japa","raw_affiliation_strings":["Queen&#x2019;s University Belfast,Centre for Secure Information Technologies (CSIT), ECIT,Belfast,U.K"],"affiliations":[{"raw_affiliation_string":"Queen&#x2019;s University Belfast,Centre for Secure Information Technologies (CSIT), ECIT,Belfast,U.K","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099841437","display_name":"Sushma Nirmala Sambatur","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136115","display_name":"Healthcare Global Enterprises","ror":"https://ror.org/046k3mr17","country_code":"IN","type":"healthcare","lineage":["https://openalex.org/I4210136115"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sushma Nirmala Sambatur","raw_affiliation_strings":["Global Foundries Engineering Private Limited,Bangalore,Karnataka,India,560045"],"affiliations":[{"raw_affiliation_string":"Global Foundries Engineering Private Limited,Bangalore,Karnataka,India,560045","institution_ids":["https://openalex.org/I4210136115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089292929","display_name":"Chongyan Gu","orcid":"https://orcid.org/0000-0002-3028-8004"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chongyan Gu","raw_affiliation_strings":["Queen&#x2019;s University Belfast,Centre for Secure Information Technologies (CSIT), ECIT,Belfast,U.K"],"affiliations":[{"raw_affiliation_string":"Queen&#x2019;s University Belfast,Centre for Secure Information Technologies (CSIT), ECIT,Belfast,U.K","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076480907","display_name":"Siva Yellampalli","orcid":"https://orcid.org/0000-0001-6774-1514"},"institutions":[{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Siva Sankar Yellampalli","raw_affiliation_strings":["SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502"],"affiliations":[{"raw_affiliation_string":"SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502","institution_ids":["https://openalex.org/I4210131147"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086107411","display_name":"Ramesh Vaddi","orcid":"https://orcid.org/0000-0003-3158-4013"},"institutions":[{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh Vaddi","raw_affiliation_strings":["SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502"],"affiliations":[{"raw_affiliation_string":"SRM University-AP,School of Engineering and Sciences,Department of Electronics and Communication Engineering,Amaravati, Guntur,Andhra Pradesh,India,522502","institution_ids":["https://openalex.org/I4210131147"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5013153563"],"corresponding_institution_ids":["https://openalex.org/I4210131147"],"apc_list":null,"apc_paid":null,"fwci":0.2307,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50187126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6782728433609009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6397444009780884},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6220865249633789},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6220605373382568},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.45692989230155945},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4237155616283417},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41340941190719604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35669851303100586},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32229724526405334},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21877774596214294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1482413113117218},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1132870614528656},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09289214015007019},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07750412821769714}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6782728433609009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6397444009780884},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6220865249633789},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6220605373382568},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.45692989230155945},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4237155616283417},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41340941190719604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35669851303100586},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32229724526405334},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21877774596214294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1482413113117218},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1132870614528656},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09289214015007019},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07750412821769714},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558683","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/10382ea3-eaef-425d-88db-ded7a9c35061","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/10382ea3-eaef-425d-88db-ded7a9c35061","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Venu, B, Kadiyam, T, Penumalli, K, Japa, A, Sambatur, S N, Gu, C, Yellampalli, S S & Vaddi, R 2024, Negative capacitance FET 8T SRAM computing in-memory based logic design for energy efficient AI edge devices. in 2024 IEEE International Symposium on Circuits and Systems (ISCAS): Proceedings. IEEE International Symposium on Circuits and Systems (ISCAS): Proceedings, IEEE, 2024 IEEE International Symposium on Circuits and Systems, ISCAS 2024, Singapore, Singapore, 19/05/2024. https://doi.org/10.1109/ISCAS58744.2024.10558683","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1994065394","https://openalex.org/W2004369723","https://openalex.org/W2023073815","https://openalex.org/W2051723232","https://openalex.org/W2114156831","https://openalex.org/W2140998568","https://openalex.org/W2160815625","https://openalex.org/W2289252105","https://openalex.org/W2331783522","https://openalex.org/W2565960208","https://openalex.org/W2591601611","https://openalex.org/W2740455604","https://openalex.org/W2742986517","https://openalex.org/W2768194408","https://openalex.org/W2775637085","https://openalex.org/W2904299207","https://openalex.org/W2945146780","https://openalex.org/W2966878541","https://openalex.org/W3004931069","https://openalex.org/W3037261029","https://openalex.org/W3047329656","https://openalex.org/W3048581975","https://openalex.org/W3085521240","https://openalex.org/W3091826466","https://openalex.org/W3104353813","https://openalex.org/W3121712272","https://openalex.org/W3164913974","https://openalex.org/W3184281067","https://openalex.org/W3215775489","https://openalex.org/W4235855303","https://openalex.org/W4317796305","https://openalex.org/W4362721940","https://openalex.org/W4380680230","https://openalex.org/W6684191040","https://openalex.org/W6898611122"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106","https://openalex.org/W2901661247","https://openalex.org/W4312497944","https://openalex.org/W2789349722","https://openalex.org/W1984298705","https://openalex.org/W1985308002","https://openalex.org/W2121963733"],"abstract_inverted_index":{"Recent":[0],"hardware":[1],"developments":[2],"in":[3,155],"artificial":[4],"intelligence":[5],"(AI)":[6],"edge":[7],"devices":[8],"expect":[9],"architectures":[10],"to":[11,97,157],"support":[12],"multiply":[13],"and":[14,22,57,66,86,116,143],"accumulation":[15],"operations":[16,101],"while":[17],"preserving":[18],"high":[19],"inference":[20],"accuracy":[21],"energy":[23,44,67,99,131,141,153],"efficiency.":[24],"This":[25],"work":[26],"proposes":[27],"a":[28],"compute":[29],"in-memory":[30],"(CiM)":[31],"cell":[32,53,93],"design":[33,127,137,149],"with":[34],"steep":[35],"slope":[36],"Negative":[37],"capacitance":[38],"field":[39],"effect":[40],"transistors":[41],"(NCFET)":[42],"for":[43,59,72],"efficient":[45,100],"computing":[46],"architectures.":[47],"The":[48],"NCFET":[49,90,104,110,117,123,133,144],"based":[50,106,112,119],"8T":[51,91],"SRAM":[52,92],"has":[54,94,138,150],"been":[55,95],"designed":[56],"analyzed":[58],"performance":[60],"metrics":[61],"such":[62,102],"as":[63,103],"noise":[64],"margins":[65],"consumption":[68,142,154],"during":[69],"read/write":[70],"modes":[71],"an":[73],"optimum":[74],"Ferroelectric":[75],"layer":[76],"thickness":[77],"(T<inf":[78],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[79,83,165],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">fe</inf>)":[80],"at":[81,163],"V<inf":[82,164],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</inf>=0.3":[84],"V":[85],"0.5V.":[87],"Further,":[88],"the":[89],"modified":[96],"realize":[98],"CiM":[105,111,118,124,134,145],"2-input":[107,113],"AND":[108,125],"gate,":[109],"XOR":[114,135],"gate":[115],"half":[120,146],"adder.":[121],"Proposed":[122],"logic":[126,136,148],"exhibit":[128],"~5.85x":[129],"lower":[130,140,152],"consumption,":[132],"~3.29x":[139],"adder":[147],"~6.57x":[151],"comparison":[156],"equivalent":[158],"baseline":[159],"40nm":[160],"CMOS":[161],"designs":[162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</inf>=0.5V.":[166]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}