{"id":"https://openalex.org/W4400235188","doi":"https://doi.org/10.1109/iscas58744.2024.10558681","title":"Edge-weighted Graph Neural Networks for Post-placement Interconnect Capacitance Estimation of Analog Circuits","display_name":"Edge-weighted Graph Neural Networks for Post-placement Interconnect Capacitance Estimation of Analog Circuits","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400235188","doi":"https://doi.org/10.1109/iscas58744.2024.10558681"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558681","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090272656","display_name":"Zhengfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengfeng Wu","raw_affiliation_strings":["Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":1.8542,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.81496953,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6726217865943909},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6099235415458679},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5993035435676575},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5198984146118164},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.511664628982544},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5011000633239746},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4893011748790741},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46492815017700195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3748070299625397},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2696485221385956},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2430627942085266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20613861083984375},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.20276889204978943},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12917456030845642},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08081641793251038}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6726217865943909},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6099235415458679},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5993035435676575},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5198984146118164},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.511664628982544},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5011000633239746},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4893011748790741},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46492815017700195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3748070299625397},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2696485221385956},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2430627942085266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20613861083984375},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.20276889204978943},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12917456030845642},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08081641793251038},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558681","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W1605062719","https://openalex.org/W2117715596","https://openalex.org/W2125831674","https://openalex.org/W2604314403","https://openalex.org/W2914393402","https://openalex.org/W2914931491","https://openalex.org/W2944851644","https://openalex.org/W3084745515","https://openalex.org/W3091933103","https://openalex.org/W3092098889","https://openalex.org/W4297984008","https://openalex.org/W4385187236","https://openalex.org/W6738964360","https://openalex.org/W6767288045","https://openalex.org/W6842832461"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2347585086","https://openalex.org/W1527953837","https://openalex.org/W2042100038","https://openalex.org/W1991973217","https://openalex.org/W4242813950","https://openalex.org/W2084737927","https://openalex.org/W2157788653","https://openalex.org/W2375192119"],"abstract_inverted_index":{"With":[0],"technology":[1],"scaling,":[2],"interconnect":[3,18,63,88,255],"impedance":[4,19],"becomes":[5],"a":[6,29,69,111,155,221,266],"dominant":[7],"factor":[8],"that":[9,77,209,239,248],"affects":[10],"the":[11,17,35,53,60,84,87,96,102,124,132,140,151,159,163,170,182,197,230,235,249,254],"performance":[12],"of":[13,20,37,50,62,86,90,101,142,154,184,189,207,218,225,257],"integrated":[14],"circuits.":[15],"Estimating":[16],"analog":[21,92,191,258],"circuits":[22,192,259],"at":[23,94,260],"early":[24,261],"design":[25,54,103,262],"stages":[26,100,263],"has":[27],"been":[28],"persistent":[30],"challenge,":[31,68],"primarily":[32],"due":[33],"to":[34,52,57,138,149,161,195],"lack":[36],"detailed":[38],"layout":[39],"information.":[40],"Even":[41],"with":[42],"accurate":[43],"parasitic":[44],"extraction":[45],"after":[46,168],"routing,":[47],"many":[48],"iterations":[49],"modifications":[51],"are":[55,118,146,176],"required":[56],"compensate":[58],"for":[59,83,204,269],"effects":[61],"impedance.":[64],"To":[65,157],"address":[66],"this":[67,75],"novel":[70],"approach":[71],"is":[72,108,136,193],"proposed":[73,198,250],"in":[74,215],"work":[76],"leverages":[78],"graph":[79],"neural":[80],"networks":[81],"(GNNs)":[82],"estimation":[85],"capacitance":[89,153,208,256],"an":[91,216],"circuit":[93,107],"both":[95,229],"schematic":[97],"and":[98,123,220,234],"post-placement":[99,205,236],"flow.":[104],"A":[105,187],"device-level":[106],"represented":[109],"as":[110,178,244],"heterogeneous":[112],"graph,":[113],"where":[114],"two":[115],"node":[116,185],"types":[117],"utilized,":[119],"one":[120],"representing":[121,126],"transistors":[122],"other":[125],"nets.":[127],"The":[128,200],"GNN":[129,202],"model,":[130],"specifically,":[131],"relational":[133],"GraphSAGE":[134],"network,":[135],"applied":[137],"update":[139],"embeddings":[141],"net":[143],"nodes,":[144],"which":[145],"then":[147],"used":[148],"predict":[150],"lumped":[152],"net.":[156],"allow":[158],"model":[160,203,233,238,251],"learn":[162],"spatial":[164],"relationships":[165],"between":[166,174],"devices":[167,175],"placement,":[169],"pairwise":[171,211],"Manhattan":[172,212],"distances":[173,213],"utilized":[177,194],"edge":[179],"weights":[180],"during":[181],"aggregation":[183],"embeddings.":[186],"dataset":[188,268],"ten":[190],"evaluate":[196],"model.":[199],"developed":[201],"prediction":[206,232,237],"utilizes":[210,241],"results":[214],"R2score":[217],"0.73":[219],"mean":[222],"absolute":[223],"error":[224],"0.26":[226],"fF,":[227],"outperforming":[228],"schematic-level":[231],"directly":[240],"device":[242],"coordinates":[243],"features.":[245],"Results":[246],"confirm":[247],"effectively":[252],"estimates":[253],"while":[264],"requiring":[265],"small":[267],"training.":[270]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}