{"id":"https://openalex.org/W4400234321","doi":"https://doi.org/10.1109/iscas58744.2024.10558593","title":"A 10T SRAM with Two Read and Write Modes across Row and Column for CAM Operation and Computing In-Memory","display_name":"A 10T SRAM with Two Read and Write Modes across Row and Column for CAM Operation and Computing In-Memory","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400234321","doi":"https://doi.org/10.1109/iscas58744.2024.10558593"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100599312","display_name":"Zhang Zhang","orcid":"https://orcid.org/0000-0002-3510-4585"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhang Zhang","raw_affiliation_strings":["Hefei University of Technology,School of Electronic Science,China,230601"],"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Electronic Science,China,230601","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100341623","display_name":"Zhihao Chen","orcid":"https://orcid.org/0000-0003-4012-1627"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihao Chen","raw_affiliation_strings":["Hefei University of Technology,School of Electronic Science,China,230601"],"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Electronic Science,China,230601","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101873956","display_name":"Sikai Chen","orcid":"https://orcid.org/0009-0007-8808-3910"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sikai Chen","raw_affiliation_strings":["Hefei University of Technology,School of Electronic Science,China,230601"],"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Electronic Science,China,230601","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084521033","display_name":"Guangjun Xie","orcid":"https://orcid.org/0000-0002-7801-2875"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangjun Xie","raw_affiliation_strings":["Hefei University of Technology,School of Electronic Science,China,230601"],"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Electronic Science,China,230601","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113063326","display_name":"Jianmin Zeng","orcid":"https://orcid.org/0000-0002-2560-5765"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianmin Zeng","raw_affiliation_strings":["Shanghai Jiao Tong University,School of Electronic Information and Electrical Engineering,Shanghai,China,200240"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,School of Electronic Information and Electrical Engineering,Shanghai,China,200240","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100412433","display_name":"Gang Liu","orcid":"https://orcid.org/0000-0002-3142-9323"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Liu","raw_affiliation_strings":["Shanghai Jiao Tong University,School of Electronic Information and Electrical Engineering,Shanghai,China,200240"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,School of Electronic Information and Electrical Engineering,Shanghai,China,200240","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100599312"],"corresponding_institution_ids":["https://openalex.org/I16365422"],"apc_list":null,"apc_paid":null,"fwci":4.4231,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.95748937,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.8441210985183716},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7168274521827698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7162610292434692},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5237065553665161},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4743058681488037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43816155195236206},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0952141284942627}],"concepts":[{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.8441210985183716},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7168274521827698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7162610292434692},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5237065553665161},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4743058681488037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43816155195236206},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0952141284942627},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2331783522","https://openalex.org/W2771238178","https://openalex.org/W2790511620","https://openalex.org/W2943248576","https://openalex.org/W3011368285","https://openalex.org/W3016021860","https://openalex.org/W3091826466","https://openalex.org/W3134925155","https://openalex.org/W3157529438","https://openalex.org/W4226022765","https://openalex.org/W4319341812","https://openalex.org/W4320713092"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W3116379964","https://openalex.org/W2766443086","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2032691814"],"abstract_inverted_index":{"With":[0],"SRAM-based":[1],"computing":[2],"in-memory":[3],"(CIM),":[4],"parallel":[5],"searching":[6],"is":[7,114,148,161],"implemented":[8],"through":[9],"the":[10,21,38,73,77,101,145,155,159],"multi-row":[11],"activation":[12],"scheme,":[13],"which":[14],"necessitates":[15],"words":[16],"to":[17,86,106,163],"be":[18,104],"stored":[19],"in":[20,116,154],"column-wise":[22,26],"fashion.":[23],"However,":[24],"existing":[25],"write":[27,34],"schemes":[28],"usually":[29],"require":[30],"multi-cycle":[31],"and":[32,57,66,82,93,158],"cause":[33],"performance":[35],"degradation":[36],"for":[37,135],"SRAM":[39,53,79,112],"with":[40,54,121],"only":[41],"row":[42,56,65],"access":[43,59],"transistors.":[44],"In":[45],"this":[46],"study,":[47],"we":[48],"propose":[49],"a":[50,117,122,128],"novel":[51],"10T":[52,111],"both":[55],"column":[58,67],"transistors,":[60],"supporting":[61],"data":[62,70],"writing":[63],"across":[64],"without":[68],"additional":[69],"moving,":[71],"overcoming":[72],"above":[74],"problem.":[75],"Furthermore,":[76],"proposed":[78],"features":[80],"horizontal":[81],"vertical":[83],"read":[84],"ports":[85],"enable":[87],"two-direction":[88],"logic":[89,136],"operations,":[90,144],"search":[91,143],"operation,":[92],"matrix":[94],"transposition,":[95],"significantly":[96],"enhancing":[97],"computational":[98],"flexibility.":[99],"Besides,":[100],"array":[102,120],"can":[103],"used":[105],"perform":[107],"arithmetic":[108],"operations.":[109,137],"The":[110],"design":[113],"validated":[115],"4":[118],"Kb":[119],"40-nm":[123],"CMOS":[124],"technology.":[125],"It":[126],"achieves":[127],"frequency":[129,160],"of":[130],"917":[131],"MHz":[132,165],"at":[133,151,166],"1.1V":[134],"For":[138],"binary":[139],"content-addressable":[140],"memory":[141],"(BCAM)":[142],"energy":[146],"consumption":[147],"0.82":[149],"fJ/search/bit":[150],"0.7":[152],"V":[153],"worst":[156],"case,":[157],"up":[162],"807":[164],"1.1V.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}