{"id":"https://openalex.org/W4400235124","doi":"https://doi.org/10.1109/iscas58744.2024.10558575","title":"Fast Simulation of Circuits With Recursive Elements: Application to a BESS","display_name":"Fast Simulation of Circuits With Recursive Elements: Application to a BESS","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400235124","doi":"https://doi.org/10.1109/iscas58744.2024.10558575"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558575","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086093589","display_name":"Federico Bizzarri","orcid":"https://orcid.org/0000-0002-6568-6491"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Federico Bizzarri","raw_affiliation_strings":["Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080022239","display_name":"Angelo Brambilla","orcid":"https://orcid.org/0000-0001-9422-6446"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Angelo Brambilla","raw_affiliation_strings":["Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063714229","display_name":"Davide del Giudice","orcid":"https://orcid.org/0000-0002-7211-5398"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Del Giudice","raw_affiliation_strings":["Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057420531","display_name":"Daniele Linaro","orcid":"https://orcid.org/0000-0001-8751-0350"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Linaro","raw_affiliation_strings":["Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Department of Electronics, Information and Bioengineering,Milano,Italy,20133","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5086093589"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07513468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"81","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9781000018119812,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9690999984741211,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6371445655822754},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.593998908996582},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3305336833000183},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19860076904296875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15559962391853333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6371445655822754},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.593998908996582},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3305336833000183},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19860076904296875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15559962391853333}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558575","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1276472","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1276472","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1606202192","https://openalex.org/W1992528496","https://openalex.org/W2061525747","https://openalex.org/W2089693878","https://openalex.org/W2097913753","https://openalex.org/W2756945312","https://openalex.org/W2905732896","https://openalex.org/W2917833476","https://openalex.org/W2925297077","https://openalex.org/W3199091116","https://openalex.org/W4213104200","https://openalex.org/W4250609909","https://openalex.org/W4255914035","https://openalex.org/W4282545338","https://openalex.org/W4285904174","https://openalex.org/W6654193501","https://openalex.org/W6693742385","https://openalex.org/W6746832362"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4241196849"],"abstract_inverted_index":{"Some":[0],"(very)":[1],"large":[2],"circuits":[3],"have":[4],"the":[5,56,64,68],"peculiar":[6],"feature":[7],"of":[8,11,14,19,59,67],"being":[9],"composed":[10],"numerous":[12],"repetitions":[13],"sub-circuits":[15],"identical":[16],"in":[17,86],"terms":[18],"topology":[20],"and":[21],"components.":[22],"If":[23],"a":[24,31,34,43,76],"traditional":[25],"simulation":[26,52],"paradigm":[27],"is":[28],"adopted,":[29],"such":[30],"structure":[32,58],"poses":[33],"high":[35],"computational":[36],"burden.":[37],"In":[38],"this":[39],"paper":[40],"we":[41,70],"describe":[42],"general":[44],"approach":[45],"based":[46],"on":[47],"isomorphism":[48],"that":[49],"greatly":[50],"improves":[51],"efficiency":[53],"by":[54,74],"exploiting":[55],"repetitive":[57],"these":[60],"sub-circuits.":[61],"After":[62],"describing":[63],"core":[65],"aspects":[66],"approach,":[69],"show":[71],"its":[72],"potentiality":[73],"simulating":[75],"battery":[77,83],"energy":[78],"storage":[79],"system":[80],"(BESS)":[81],"at":[82],"cell":[84],"level":[85],"different":[87],"conditions.":[88]},"counts_by_year":[],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}