{"id":"https://openalex.org/W4400234038","doi":"https://doi.org/10.1109/iscas58744.2024.10558557","title":"RISCALAR: A Cycle-Approximate, Parametrisable RISC-V Microarchitecture Explorer & Simulator","display_name":"RISCALAR: A Cycle-Approximate, Parametrisable RISC-V Microarchitecture Explorer & Simulator","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400234038","doi":"https://doi.org/10.1109/iscas58744.2024.10558557"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558557","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101390879","display_name":"Josiah Mendes","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Josiah Mendes","raw_affiliation_strings":["National University of Singapore,Department of Electrical and Computer Engineering,Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046881927","display_name":"Rajesh C. Panicker","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Rajesh C. Panicker","raw_affiliation_strings":["National University of Singapore,Department of Electrical and Computer Engineering,Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore,Department of Electrical and Computer Engineering,Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.4105,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47749009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9111999869346619,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8228808641433716},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7702202796936035},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5103437304496765},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.49372777342796326},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4733279347419739},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.46596673130989075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4526212215423584},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39917153120040894},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.33122262358665466},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.31936657428741455},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.06709003448486328}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8228808641433716},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7702202796936035},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5103437304496765},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.49372777342796326},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4733279347419739},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.46596673130989075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4526212215423584},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39917153120040894},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.33122262358665466},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.31936657428741455},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.06709003448486328}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558557","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1013950379","https://openalex.org/W1973107331","https://openalex.org/W1985336337","https://openalex.org/W2025895948","https://openalex.org/W2068713612","https://openalex.org/W2104225326","https://openalex.org/W2108104153","https://openalex.org/W2133267170","https://openalex.org/W2137108057","https://openalex.org/W2140457244","https://openalex.org/W2147657366","https://openalex.org/W2176220942","https://openalex.org/W2946072469","https://openalex.org/W2956501515","https://openalex.org/W2962721725","https://openalex.org/W3166608317","https://openalex.org/W4213110977","https://openalex.org/W4239012550","https://openalex.org/W4293072440","https://openalex.org/W6625157540"],"related_works":["https://openalex.org/W2164026451","https://openalex.org/W2806352516","https://openalex.org/W2148099609","https://openalex.org/W2062172248","https://openalex.org/W2141090099","https://openalex.org/W182515070","https://openalex.org/W2055341571","https://openalex.org/W4310584696","https://openalex.org/W2538644970","https://openalex.org/W2547383257"],"abstract_inverted_index":{"Riscalar":[0,20,82],"is":[1,48],"a":[2,23,91],"highly":[3],"parameterisable,":[4],"extensible,":[5],"and":[6,37,58,71,79],"modular":[7],"computer":[8],"architecture":[9],"simulation":[10],"tool":[11],"designed":[12],"for":[13],"the":[14,64,77,86],"RISC-V":[15,44],"ISA.":[16],"The":[17],"ability":[18],"of":[19,50,81],"to":[21,62,89],"explore":[22,63],"large":[24],"design":[25,78],"space":[26],"with":[27],"configurable":[28],"pipeline":[29],"widths,":[30],"execution":[31],"orders,":[32],"functional":[33],"units,":[34],"cache":[35],"sizes,":[36],"branch":[38],"predictors":[39],"differentiates":[40],"it":[41],"from":[42],"other":[43],"educational":[45],"simulators.":[46],"It":[47],"capable":[49],"simulating":[51],"user-designed":[52],"programs":[53],"through":[54],"standard":[55],"cross-compilation":[56],"tools,":[57],"can":[59],"be":[60],"used":[61],"relationship":[65],"between":[66],"processor":[67],"microarchitecture,":[68],"compiler":[69],"optimizations,":[70],"program":[72],"performance.":[73],"This":[74],"paper":[75],"details":[76],"implementation":[80],"using":[83],"Rust,":[84],"highlighting":[85],"abstractions":[87],"made":[88],"implement":[90],"cycle-approximate":[92],"simulator.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}