{"id":"https://openalex.org/W4400229999","doi":"https://doi.org/10.1109/iscas58744.2024.10558552","title":"A Low-Power and High-Precision Time- Domain Winner-Take-All Circuit Based on the Group Search Algorithm","display_name":"A Low-Power and High-Precision Time- Domain Winner-Take-All Circuit Based on the Group Search Algorithm","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400229999","doi":"https://doi.org/10.1109/iscas58744.2024.10558552"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5099841468","display_name":"Hossein Yaghoobzadeh Shadmehri","orcid":null},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Yaghoobzadeh Shadmehri","raw_affiliation_strings":["Ferdowsi University of Mashhad,Electrical Engineering Department,Mashhad,Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ferdowsi University of Mashhad,Electrical Engineering Department,Mashhad,Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054082606","display_name":"Ehsan Rahiminejad","orcid":"https://orcid.org/0000-0003-2081-0134"},"institutions":[{"id":"https://openalex.org/I4210106585","display_name":"Quchan University of Advanced Technology","ror":"https://ror.org/01bt5mj78","country_code":"IR","type":"education","lineage":["https://openalex.org/I4210106585"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ehsan Rahiminejad","raw_affiliation_strings":["Quchan University of Technology,Electrical Engineering Department,Quchan,Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Quchan University of Technology,Electrical Engineering Department,Quchan,Iran","institution_ids":["https://openalex.org/I4210106585"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000415085","display_name":"Mehdi Saberi","orcid":"https://orcid.org/0000-0002-4222-7532"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Saberi","raw_affiliation_strings":["Ferdowsi University of Mashhad,Electrical Engineering Department,Mashhad,Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ferdowsi University of Mashhad,Electrical Engineering Department,Mashhad,Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079305372","display_name":"Alexandre Schmid","orcid":"https://orcid.org/0000-0002-6730-0193"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alexandre Schmid","raw_affiliation_strings":["Swiss Federal Institute of Technology Lausanne (EPFL),Institute of Electrical and Micro Engineering,Lausanne,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Lausanne (EPFL),Institute of Electrical and Micro Engineering,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6511,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64417253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9251000285148621,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9251000285148621,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9168999791145325,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6070907115936279},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5086477994918823},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.485561341047287},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4220009446144104},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19247666001319885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6070907115936279},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5086477994918823},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.485561341047287},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4220009446144104},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19247666001319885},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1655178437","https://openalex.org/W1993167729","https://openalex.org/W2009159964","https://openalex.org/W2017082487","https://openalex.org/W2124718885","https://openalex.org/W2171112431","https://openalex.org/W2182608920","https://openalex.org/W2187431965","https://openalex.org/W2308140550","https://openalex.org/W2490737524","https://openalex.org/W2913128051","https://openalex.org/W6685042742"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"In":[0,65],"this":[1],"paper,":[2],"a":[3,17,31,90,95,101],"low-power":[4],"and":[5,58,75,136],"high-precision":[6],"time-domain":[7],"winner-take-all":[8],"(WTA)":[9],"circuit":[10,55,93,133,143],"is":[11,14,56,62,124,134,144],"proposed":[12,23,115],"which":[13,25],"based":[15],"on":[16],"novel":[18],"group":[19],"search":[20],"algorithm.":[21],"The":[22],"method,":[24],"determines":[26],"the":[27,45,51,54,69,82,109,114,118,129,132,137,142],"winner":[28],"input":[29],"within":[30],"single":[32],"clock":[33,76],"cycle,":[34],"not":[35],"only":[36],"demands":[37],"no":[38],"multi-input":[39],"positive-feedback":[40],"latch,":[41],"but":[42],"also":[43],"reduces":[44],"number":[46],"of":[47,53,104,113,121,131],"required":[48],"latches.":[49],"Therefore,":[50],"accuracy":[52],"improved,":[57],"its":[59],"power":[60,70,73,111],"consumption":[61,71,112],"significantly":[63],"reduced.":[64],"order":[66],"to":[67],"reduce":[68],"further,":[72],"gating":[74,77],"techniques":[78],"are":[79],"utilized":[80],"for":[81,89],"employed":[83],"delay":[84],"lines.":[85],"Post-layout":[86],"simulation":[87],"results":[88],"4-input":[91],"WTA":[92],"in":[94],"65-nm":[96],"standard":[97],"CMOS":[98],"technology":[99],"with":[100],"supply":[102],"voltage":[103],"0.5":[105],"V":[106],"show":[107],"that":[108],"total":[110],"structure":[116],"at":[117],"operating":[119],"frequency":[120],"1":[122],"MHz":[123],"approximately":[125],"60":[126],"nW.":[127],"Moreover,":[128],"precision":[130],"99.8%,":[135],"silicon":[138],"area":[139],"occupied":[140],"by":[141],"16\u03bcm\u00d734\u03bcm.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}