{"id":"https://openalex.org/W4400230018","doi":"https://doi.org/10.1109/iscas58744.2024.10558529","title":"A 30.5-to-31 GHz Sampling PLL With Double-Edge Sampling PD and Implict Common-Mode VCO Scoring 39.69-fs RMS Jitter and -253.6-dB FoM in a 0.047mm<sup>2</sup> Area","display_name":"A 30.5-to-31 GHz Sampling PLL With Double-Edge Sampling PD and Implict Common-Mode VCO Scoring 39.69-fs RMS Jitter and -253.6-dB FoM in a 0.047mm<sup>2</sup> Area","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400230018","doi":"https://doi.org/10.1109/iscas58744.2024.10558529"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004631913","display_name":"Zhicheng Dong","orcid":"https://orcid.org/0009-0005-3584-1453"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhicheng Dong","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003457423","display_name":"Xiaoteng Zhao","orcid":"https://orcid.org/0000-0002-9447-8763"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoteng Zhao","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101390701","display_name":"Weitan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weitan Huang","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100592911","display_name":"Yuan Gao","orcid":"https://orcid.org/0009-0008-0606-1097"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Gao","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087274166","display_name":"Depeng Sun","orcid":"https://orcid.org/0009-0002-2646-0235"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Depeng Sun","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100694202","display_name":"Lihong Yang","orcid":"https://orcid.org/0000-0003-0141-008X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lihong Yang","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071"],"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems ( Ministry of Education ) School of Integrated Circuitss,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5004631913"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.222,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50063814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8661985397338867},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.837384045124054},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6852217316627502},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5397994518280029},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4783872365951538},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.45439958572387695},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4029022753238678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3479641377925873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18284791707992554},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16063585877418518},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15518197417259216},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12891292572021484}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8661985397338867},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.837384045124054},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6852217316627502},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5397994518280029},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4783872365951538},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.45439958572387695},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4029022753238678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3479641377925873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18284791707992554},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16063585877418518},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15518197417259216},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12891292572021484},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2069731847","https://openalex.org/W2588789014","https://openalex.org/W2907232526","https://openalex.org/W2921886179","https://openalex.org/W2921945517","https://openalex.org/W3004354595","https://openalex.org/W3015425606","https://openalex.org/W3018390509","https://openalex.org/W3135554245","https://openalex.org/W3210840662","https://openalex.org/W3213347303","https://openalex.org/W3214302083","https://openalex.org/W3215526671","https://openalex.org/W4220669729","https://openalex.org/W4310055006","https://openalex.org/W4312261872"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W1994021281","https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2139484866","https://openalex.org/W2368638770","https://openalex.org/W2365449259","https://openalex.org/W2089131288"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"integer-N":[4],"sampling":[5,23],"phase-locked":[6],"loop":[7],"(S-PLL)":[8],"characterized":[9],"by":[10],"both":[11],"low":[12,15],"jitter":[13,78],"and":[14,27,110],"spur.":[16],"The":[17,58,75,96],"design":[18],"integrates":[19],"a":[20,28,42,50,63,72,90,100,107,111],"high-gain":[21],"double-edge":[22],"phase":[24],"detector":[25],"(PD)":[26],"self-retimed":[29],"multi-modulus":[30],"divider":[31],"(MMD)":[32],"aimed":[33],"at":[34,68],"mitigating":[35],"the":[36],"in-band":[37],"noise.":[38],"Furthermore,":[39],"it":[40],"features":[41],"compact":[43],"implicit":[44],"common-mode":[45],"voltage-controlled":[46],"oscillator":[47],"(VCO)":[48],"with":[49,71,89,106],"second":[51],"harmonic":[52],"tuning":[53],"tailored":[54],"for":[55],"noise":[56],"reduction.":[57],"proposed":[59,97],"S-PLL,":[60],"fabricated":[61],"in":[62],"28-nm":[64],"CMOS":[65],"technology,":[66],"operates":[67],"31":[69],"GHz":[70],"250-MHz":[73],"reference.":[74],"measured":[76],"RMS":[77],"is":[79],"39.69":[80],"fs":[81],"integrated":[82],"from":[83],"10":[84],"kHz":[85],"to":[86],"100":[87],"MHz,":[88],"reference":[91],"spur":[92],"of":[93,103],"\u221263.2":[94],"dBc.":[95],"PLL":[98],"achieves":[99],"figure-of-merit":[101],"(FoM)":[102],"\u2212253.6":[104],"dB":[105],"28-mW":[108],"power":[109],"0.047-mm<sup":[112],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[113],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[114],"area.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}