{"id":"https://openalex.org/W4400235403","doi":"https://doi.org/10.1109/iscas58744.2024.10558512","title":"A Reconfigurable Continuous-Time Delta-Sigma Modulator Structure Using Hybrid Loop Filter and Time-Interleaved Quantizer","display_name":"A Reconfigurable Continuous-Time Delta-Sigma Modulator Structure Using Hybrid Loop Filter and Time-Interleaved Quantizer","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400235403","doi":"https://doi.org/10.1109/iscas58744.2024.10558512"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100418348","display_name":"Chen Chen","orcid":"https://orcid.org/0000-0001-5783-117X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chen Chen","raw_affiliation_strings":["School of Integrated Circuits Tsinghua University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Tsinghua University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101390942","display_name":"Fangzhen Jiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fangzhen Jiang","raw_affiliation_strings":["School of Integrated Circuits Tsinghua University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Tsinghua University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100396078","display_name":"Peng Wang","orcid":"https://orcid.org/0000-0002-8113-1488"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng Wang","raw_affiliation_strings":["School of Integrated Circuits Tsinghua University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Tsinghua University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101425383","display_name":"Yongli Chen","orcid":"https://orcid.org/0000-0003-2485-6009"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yongli Chen","raw_affiliation_strings":["Beijing Smart-Chip Microelectronics Technology Co., Ltd"],"affiliations":[{"raw_affiliation_string":"Beijing Smart-Chip Microelectronics Technology Co., Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108133019","display_name":"Yan Xiao","orcid":"https://orcid.org/0000-0002-7800-9895"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yan Xiao","raw_affiliation_strings":["Beijing Smart-Chip Microelectronics Technology Co., Ltd"],"affiliations":[{"raw_affiliation_string":"Beijing Smart-Chip Microelectronics Technology Co., Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084959547","display_name":"Fule Li","orcid":"https://orcid.org/0000-0002-7341-7240"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fule Li","raw_affiliation_strings":["School of Integrated Circuits Tsinghua University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Tsinghua University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051743442","display_name":"Xiang Xie","orcid":"https://orcid.org/0009-0002-6535-3045"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiang Xie","raw_affiliation_strings":["School of Integrated Circuits Tsinghua University"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Tsinghua University","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100418348"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3919,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55783228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9661999940872192,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9661999940872192,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.8750132918357849},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6836996078491211},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5809566974639893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4865345060825348},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4683240056037903},{"id":"https://openalex.org/keywords/filtering-theory","display_name":"Filtering theory","score":0.4233667850494385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41484469175338745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20902076363563538},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15867328643798828},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.14134550094604492},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11407259106636047},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10667097568511963},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07986706495285034}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.8750132918357849},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6836996078491211},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5809566974639893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4865345060825348},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4683240056037903},{"id":"https://openalex.org/C2988922011","wikidata":"https://www.wikidata.org/wiki/Q5449244","display_name":"Filtering theory","level":2,"score":0.4233667850494385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41484469175338745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20902076363563538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15867328643798828},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.14134550094604492},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11407259106636047},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10667097568511963},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07986706495285034},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1969025661","https://openalex.org/W2088399795","https://openalex.org/W2102768891","https://openalex.org/W2107964070","https://openalex.org/W2154246288","https://openalex.org/W2480350527","https://openalex.org/W2562422081","https://openalex.org/W2801234758","https://openalex.org/W2921914467","https://openalex.org/W3048636797","https://openalex.org/W4286571756","https://openalex.org/W4312720443","https://openalex.org/W4381588293"],"related_works":["https://openalex.org/W24774503","https://openalex.org/W2014821076","https://openalex.org/W2495953643","https://openalex.org/W2538983634","https://openalex.org/W1987658008","https://openalex.org/W2800677388","https://openalex.org/W1482165582","https://openalex.org/W1500438404","https://openalex.org/W2112857436","https://openalex.org/W2166470059"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,15,46,51,98,137,154],"reconfigurable":[4,138],"continuous-time":[5],"delta-sigma":[6],"modulator":[7],"(CTDSM)":[8],"structure":[9,65,84,123],"with":[10,79,85,107],"hybrid":[11],"loop":[12,37,54],"filter":[13,38],"using":[14],"time-interleaved":[16],"successive":[17],"approximation":[18],"register":[19],"(TI-SAR)":[20],"as":[21],"its":[22],"quantizer":[23],"for":[24,63,69,130],"multi-mode":[25],"application.":[26,132],"Except":[27],"the":[28,32,36,42,95,103,122],"first":[29],"OTA-based":[30],"integrator,":[31],"rest":[33],"part":[34],"of":[35,77,97,105,136],"is":[39,91,143],"put":[40],"in":[41],"digital":[43,48,52],"domain,":[44],"including":[45],"2rd-order":[47],"integrator":[49],"and":[50,67,81,120],"excess":[53],"delay":[55],"(ELD)":[56],"compensation":[57,68],"block,":[58],"which":[59,145],"can":[60,124],"provide":[61],"convenience":[62],"outstanding":[64],"reconfiguration":[66],"ELD":[70],"over":[71,153],"one":[72],"clock":[73],"cycle.":[74],"A":[75,133],"cascade":[76,104],"integrators":[78,106],"feedback":[80],"feedforward":[82,108],"(CIFB-F)":[83],"well":[86],"controlled":[87],"STF":[88],"out-of-band":[89],"peaking":[90],"also":[92],"proposed":[93],"at":[94],"price":[96],"little":[99],"more":[100],"power":[101],"than":[102],"(CIFF)":[109],"structure.":[110],"The":[111],"oversampling":[112],"ratio":[113,149],"(OSR),":[114],"bandwidth":[115],"(BW),":[116],"sampling":[117,162],"frequency":[118],"(fs)":[119],"even":[121],"be":[125],"easily":[126],"configured":[127],"to":[128],"adapt":[129],"different":[131],"circuit-level":[134],"simulation":[135],"CTDSM":[139],"modeled":[140],"by":[141],"Verilog-A":[142],"conducted,":[144],"reveals":[146],"signal-to-quantization":[147],"noise":[148],"(SQNR)":[150],">":[151],"78dB":[152],"wide":[155],"input":[156],"signal":[157],"BW":[158],"(25MHz)":[159],"under":[160],"1.2GHz":[161],"frequency.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}