{"id":"https://openalex.org/W4400230322","doi":"https://doi.org/10.1109/iscas58744.2024.10558487","title":"POCO: Hardware Characterization of Activation Functions using POSIT-CORDIC Architecture","display_name":"POCO: Hardware Characterization of Activation Functions using POSIT-CORDIC Architecture","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400230322","doi":"https://doi.org/10.1109/iscas58744.2024.10558487"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009366678","display_name":"Mahati Basavaraju","orcid":"https://orcid.org/0009-0002-2148-4035"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahati Basavaraju","raw_affiliation_strings":["IIIT,Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094189595","display_name":"Vinay Rayapati","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Rayapati","raw_affiliation_strings":["IIIT,Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["IIIT,Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":5.7332,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.97463685,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9661999940872192,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9661999940872192,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9614999890327454,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9585999846458435,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.7380301356315613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6395701169967651},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6049872636795044},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5994203090667725},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5798932313919067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40044572949409485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39549893140792847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3664062023162842},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2834934592247009},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.08791381120681763},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08736038208007812},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.04898911714553833}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.7380301356315613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6395701169967651},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6049872636795044},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5994203090667725},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5798932313919067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40044572949409485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39549893140792847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3664062023162842},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2834934592247009},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.08791381120681763},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08736038208007812},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.04898911714553833},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W2207050309","https://openalex.org/W2312163514","https://openalex.org/W2743322459","https://openalex.org/W2801795932","https://openalex.org/W2802221413","https://openalex.org/W2807198203","https://openalex.org/W2904622547","https://openalex.org/W2908782257","https://openalex.org/W2943147624","https://openalex.org/W2948396960","https://openalex.org/W2950967672","https://openalex.org/W2963711383","https://openalex.org/W3004524601","https://openalex.org/W3011681010","https://openalex.org/W3016829100","https://openalex.org/W3044709444","https://openalex.org/W3083008554","https://openalex.org/W3085998684","https://openalex.org/W3089670202","https://openalex.org/W3090444025","https://openalex.org/W3156631773","https://openalex.org/W3157673417","https://openalex.org/W3167307922","https://openalex.org/W3173520087","https://openalex.org/W3185107288","https://openalex.org/W3186740580","https://openalex.org/W4206377087","https://openalex.org/W4206626955","https://openalex.org/W4226207716","https://openalex.org/W4283643210","https://openalex.org/W4312399146","https://openalex.org/W4319431083","https://openalex.org/W4323520249","https://openalex.org/W4364303230","https://openalex.org/W4376599681","https://openalex.org/W4379115821","https://openalex.org/W4385187428","https://openalex.org/W4390693324"],"related_works":["https://openalex.org/W2375598816","https://openalex.org/W2379157082","https://openalex.org/W2401971123","https://openalex.org/W907492214","https://openalex.org/W2534468830","https://openalex.org/W2942242634","https://openalex.org/W2005644954","https://openalex.org/W2114212402","https://openalex.org/W2159771407","https://openalex.org/W2919871486"],"abstract_inverted_index":{"POSIT":[0,87,109,142],"offers":[1],"a":[2,51,65],"wider":[3],"dynamic":[4],"range":[5],"when":[6],"compared":[7],"to":[8,22,69,78,85,92,164],"floating-point":[9],"(FP)":[10],"formats":[11,19],"with":[12,113],"lesser":[13],"number":[14],"of":[15],"bits.":[16],"Such":[17],"data":[18,88,110],"are":[20,126,154],"required":[21],"address":[23],"the":[24,45,107,114,139,151,165],"need":[25],"for":[26,31,54,106,158],"low-bit":[27],"high-precision":[28],"hardware":[29,66,132],"architectures":[30],"neural":[32],"networks":[33],"(NNs)":[34],"on":[35],"edge":[36],"platforms.":[37],"Activation":[38],"functions":[39,73],"(Af)":[40],"which":[41],"introduce":[42],"non-linearity":[43],"during":[44],"feature":[46],"extraction":[47],"process":[48],"remain":[49],"as":[50],"core":[52],"component":[53],"realizing":[55],"NN":[56],"systems.":[57],"CORDIC":[58,90,116,140],"(COordinate":[59],"Rotation":[60],"Digital":[61],"Computer)":[62],"architecture":[63,91,117],"is":[64,75],"efficient":[67],"technique":[68],"realize":[70,93],"complex":[71],"non-linear":[72],"and":[74,97,135,161,167],"deemed":[76],"suitable":[77],"implement":[79],"Afs.":[80],"Hence,":[81],"this":[82],"work":[83],"aims":[84],"investigate":[86],"formatted":[89,111,143],"Afs":[94,112,144],"(Tanh,":[95],"Sigmoid":[96],"Softmax)":[98],"in":[99,131],"different":[100],"architectural":[101],"styles.":[102],"A":[103],"benchmark":[104],"evaluation":[105],"proposed":[108],"improved":[115],"over":[118,147],"SOTA":[119],"(IEEE":[120],"754":[121],"FP":[122],"formats)":[123],"based":[124],"designs":[125],"presented.":[127],"The":[128],"noticeable":[129],"improvement":[130],"design":[133,152],"space":[134],"error":[136],"metrics":[137],"makes":[138],"architecture-based":[141],"stand":[145],"out":[146],"other":[148],"methods.":[149],"All":[150],"files":[153],"made":[155],"publicly":[156],"available":[157],"easy":[159],"adoption":[160],"further":[162],"usage":[163],"designers\u2019":[166],"researchers\u2019":[168],"community.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1}],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2025-10-10T00:00:00"}