{"id":"https://openalex.org/W4400230140","doi":"https://doi.org/10.1109/iscas58744.2024.10558350","title":"The Optimization of Aging-aware 8T SRAM for FPGA Configuration Memory","display_name":"The Optimization of Aging-aware 8T SRAM for FPGA Configuration Memory","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400230140","doi":"https://doi.org/10.1109/iscas58744.2024.10558350"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558350","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052045408","display_name":"Yifei Li","orcid":"https://orcid.org/0000-0002-3717-5432"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yifei Li","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,China"],"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099841509","display_name":"Yuxin Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxin Zhou","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,China"],"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012064996","display_name":"Yuhao Shu","orcid":"https://orcid.org/0000-0002-0357-4507"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhao Shu","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,China"],"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115601811","display_name":"Hongyu Chen","orcid":"https://orcid.org/0000-0002-3926-1959"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongyu Chen","raw_affiliation_strings":["Fudan University,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["ShanghaiTech University,School of Information Science and Technology,China"],"affiliations":[{"raw_affiliation_string":"ShanghaiTech University,School of Information Science and Technology,China","institution_ids":["https://openalex.org/I30809798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052045408"],"corresponding_institution_ids":["https://openalex.org/I30809798"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08668454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9552000164985657,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9498999714851379,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8348511457443237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6663600206375122},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6568253040313721},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.529936671257019},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46923595666885376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4091110825538635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3348844349384308},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20864778757095337}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8348511457443237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6663600206375122},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6568253040313721},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.529936671257019},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46923595666885376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4091110825538635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3348844349384308},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20864778757095337}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558350","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1594720518","https://openalex.org/W2050945713","https://openalex.org/W2067168777","https://openalex.org/W2076613578","https://openalex.org/W2108957996","https://openalex.org/W2113115586","https://openalex.org/W2125469204","https://openalex.org/W2343296407","https://openalex.org/W2345094463","https://openalex.org/W2557849386","https://openalex.org/W2735521732","https://openalex.org/W2891646820","https://openalex.org/W2938204602","https://openalex.org/W2957349504","https://openalex.org/W3048576635","https://openalex.org/W3096210787","https://openalex.org/W3116163105","https://openalex.org/W3158530558","https://openalex.org/W3212343347","https://openalex.org/W4210321845","https://openalex.org/W4307392690","https://openalex.org/W4312585081","https://openalex.org/W4322706857","https://openalex.org/W4381785323"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W1967938402","https://openalex.org/W3185029353","https://openalex.org/W2386041993","https://openalex.org/W3116379964","https://openalex.org/W1608572506","https://openalex.org/W2766443086","https://openalex.org/W2915176329","https://openalex.org/W2793465010"],"abstract_inverted_index":{"Bias":[0],"temperature":[1],"instability":[2],"(BTI)":[3],"has":[4],"posed":[5],"increasingly":[6],"long-term":[7],"reliability":[8],"issues":[9],"in":[10,22,68,119,162,165],"modern":[11],"static":[12],"random":[13],"access":[14],"memory":[15,21],"(SRAM)":[16],"applications,":[17],"especially":[18],"for":[19,34,60,149],"configuration":[20,39],"FPGA.":[23],"In":[24],"this":[25],"work,":[26],"we":[27,42,63,96],"present":[28],"an":[29,73,98],"aging-aware":[30],"8T":[31,108,139],"SRAM":[32],"design":[33],"the":[35,50,57,65,69,82,91,107,112,120,126,131,143,166],"implementation":[36],"of":[37,93,106,114,146],"FPGA":[38,141],"memory.":[40],"First,":[41],"adopt":[43],"a":[44,152,159],"body-source":[45],"short":[46],"scheme":[47],"to":[48,80,104],"bias":[49,64],"p-body":[51],"at":[52],"VDD/2,":[53],"which":[54,78,110],"effectively":[55],"mitigates":[56],"negative":[58],"BTI":[59],"PMOS.":[61],"Second,":[62],"leaking":[66],"transistors":[67],"supercutoff":[70],"region":[71],"with":[72,125,130,151],"optimized":[74],"dynamic":[75],"leakage-suppression":[76],"logic,":[77],"helps":[79],"reduce":[81],"leakage":[83,117,163],"power":[84,118,164],"(thus":[85],"lower":[86],"temperature)":[87],"and":[88,116],"further":[89,157],"mitigate":[90],"impact":[92],"BTI.":[94],"Third,":[95],"achieve":[97],"operating":[99],"voltage":[100],"range":[101],"from":[102],"0.9V":[103],"0.6V":[105],"SRAM,":[109],"benefits":[111],"optimization":[113],"lifetimes":[115,150],"idle":[121,167],"mode":[122],"(0.6V).":[123],"Compared":[124],"state-of-the-art,":[127],"post-layout":[128],"results":[129],"TSMC":[132],"28nm":[133],"aging":[134],"model":[135],"show":[136],"that":[137],"our":[138],"SRAM-based":[140],"achieves":[142,158],"highest":[144],"figure":[145],"merit":[147],"(FoM)":[148],"2.33\u00d7":[153],"extension.":[154],"Moreover,":[155],"it":[156],"65.2%":[160],"reduction":[161],"mode.":[168]},"counts_by_year":[],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}