{"id":"https://openalex.org/W4400231798","doi":"https://doi.org/10.1109/iscas58744.2024.10558239","title":"Mismatch calibration strategy for query-driven AER read-out in a memristor-CMOS neuromorphic chip","display_name":"Mismatch calibration strategy for query-driven AER read-out in a memristor-CMOS neuromorphic chip","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400231798","doi":"https://doi.org/10.1109/iscas58744.2024.10558239"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006993163","display_name":"Luis A. Camu\u00f1as-Mesa","orcid":"https://orcid.org/0000-0002-3425-854X"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Luis Camu\u00f1as-Mesa","raw_affiliation_strings":["CSIC and Universidad de Sevilla,Instituto de Microelectrónica de Sevilla (IMSE-CNM),Sevilla,Spain"],"affiliations":[{"raw_affiliation_string":"CSIC and Universidad de Sevilla,Instituto de Microelectrónica de Sevilla (IMSE-CNM),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079540787","display_name":"Teresa Serrano\u2010Gotarredona","orcid":"https://orcid.org/0000-0001-5714-2526"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Teresa Serrano-Gotarredona","raw_affiliation_strings":["CSIC and Universidad de Sevilla,Instituto de Microelectrónica de Sevilla (IMSE-CNM),Sevilla,Spain"],"affiliations":[{"raw_affiliation_string":"CSIC and Universidad de Sevilla,Instituto de Microelectrónica de Sevilla (IMSE-CNM),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025922642","display_name":"B. Linares-Barranco","orcid":"https://orcid.org/0000-0002-1813-4889"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Bernab\u00e9 Linares-Barranco","raw_affiliation_strings":["CSIC and Universidad de Sevilla,Instituto de Microelectrónica de Sevilla (IMSE-CNM),Sevilla,Spain"],"affiliations":[{"raw_affiliation_string":"CSIC and Universidad de Sevilla,Instituto de Microelectrónica de Sevilla (IMSE-CNM),Sevilla,Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006993163"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.4614,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61624247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9091700315475464},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.816872239112854},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.7135804891586304},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7119185328483582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6272522211074829},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5939890146255493},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4160543382167816},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3436671197414398},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27916401624679565},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.26273226737976074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24289193749427795},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.197957843542099},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18709221482276917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10578197240829468},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.10246017575263977},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09236162900924683},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08405160903930664}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9091700315475464},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.816872239112854},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.7135804891586304},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7119185328483582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6272522211074829},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5939890146255493},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4160543382167816},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3436671197414398},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27916401624679565},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.26273226737976074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24289193749427795},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.197957843542099},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18709221482276917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10578197240829468},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.10246017575263977},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09236162900924683},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08405160903930664},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1695065985","https://openalex.org/W1990404128","https://openalex.org/W2112181056","https://openalex.org/W2116430899","https://openalex.org/W2156640153","https://openalex.org/W2162651880","https://openalex.org/W2789785996","https://openalex.org/W2969812992","https://openalex.org/W3006299183","https://openalex.org/W3013080934","https://openalex.org/W3174714789","https://openalex.org/W3191851982","https://openalex.org/W4280603410","https://openalex.org/W4296079226"],"related_works":["https://openalex.org/W1872623660","https://openalex.org/W4292697011","https://openalex.org/W3207218810","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W4386475142","https://openalex.org/W2086672837","https://openalex.org/W2909534142","https://openalex.org/W2793181810","https://openalex.org/W4367187682"],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,18,71,92,107],"hybrid":[3],"memristor-CMOS":[4,119],"technologies":[5],"open":[6],"a":[7,79,89,117,144],"promising":[8],"way":[9],"to":[10,46,52,83,149],"implement":[11],"compact":[12],"neuromorphic":[13,120],"systems":[14],"with":[15,122,137],"dense":[16],"layers":[17],"neurons":[19,93,128],"interconnected":[20],"through":[21],"memristive":[22,48],"synapses":[23],"for":[24],"high-speed":[25],"and":[26,30,95,129],"low-power":[27],"inference":[28,153],"applications":[29],"online":[31],"learning.":[32],"However,":[33],"there":[34],"are":[35],"still":[36],"many":[37],"practical":[38],"issues":[39],"which":[40,103],"should":[41],"be":[42],"overcome,":[43],"especially":[44],"related":[45],"the":[47,53,69,72,101,105,113],"devices,":[49],"but":[50],"also":[51],"CMOS":[54,136],"circuitry.":[55],"In":[56,74],"particular,":[57],"transistor":[58],"mismatch":[59,80],"can":[60],"produce":[61],"very":[62],"different":[63],"behaviors":[64],"between":[65],"neurons,":[66,125],"reducing":[67],"dramatically":[68],"performance":[70,145],"system.":[73],"this":[75,85],"work,":[76],"we":[77],"propose":[78],"calibration":[81],"strategy":[82,115],"compensate":[84],"effect":[86],"by":[87],"performing":[88],"post-fabrication":[90],"characterization":[91],"behavior":[94],"applying":[96],"proportional":[97],"threshold":[98],"voltages":[99],"at":[100],"comparator":[102],"activates":[104],"generation":[106],"output":[108,127],"events.":[109],"We":[110],"have":[111],"implemented":[112],"proposed":[114],"on":[116,141],"CMOL-like":[118],"chip":[121],"64":[123,126],"input":[124],"4096":[130],"1T1R":[131],"synapses,":[132],"fabricated":[133],"in":[134,151],"130nm":[135],"200nmsized":[138],"Ti/HfOx/TiN":[139],"memristors":[140],"top,":[142],"obtaining":[143],"improvement":[146],"from":[147],"49%":[148],"80%":[150],"an":[152],"experiment.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}