{"id":"https://openalex.org/W4400230757","doi":"https://doi.org/10.1109/iscas58744.2024.10558176","title":"An SRAM Compute-In-Memory Macro Based on Direct Coupling SAR ADC and DAC Reuse","display_name":"An SRAM Compute-In-Memory Macro Based on Direct Coupling SAR ADC and DAC Reuse","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400230757","doi":"https://doi.org/10.1109/iscas58744.2024.10558176"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104341011","display_name":"Yongteng Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongteng Ma","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067237630","display_name":"Xuliang Yu","orcid":"https://orcid.org/0000-0001-8414-6960"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuliang Yu","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074328280","display_name":"Zhichao Tan","orcid":"https://orcid.org/0000-0002-4097-5123"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhichao Tan","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103028181","display_name":"Liang Zhao","orcid":"https://orcid.org/0000-0003-1796-460X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Zhao","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5569,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65326689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8209340572357178},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7424182891845703},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6779599189758301},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6591169834136963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5946838855743408},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.5567001104354858},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5487828254699707},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4726521074771881},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4260466396808624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.288105309009552},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27788102626800537},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2768310308456421},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2709234654903412},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18183627724647522},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.18138808012008667},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15397655963897705}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8209340572357178},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7424182891845703},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6779599189758301},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6591169834136963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5946838855743408},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.5567001104354858},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5487828254699707},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4726521074771881},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4260466396808624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.288105309009552},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27788102626800537},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2768310308456421},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2709234654903412},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18183627724647522},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.18138808012008667},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15397655963897705},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10558176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2289252105","https://openalex.org/W2790556218","https://openalex.org/W2969812992","https://openalex.org/W2990591126","https://openalex.org/W2999905431","https://openalex.org/W3005619596","https://openalex.org/W3097655915","https://openalex.org/W3120016950","https://openalex.org/W4200359890","https://openalex.org/W4214833843","https://openalex.org/W4226402784","https://openalex.org/W4285220374","https://openalex.org/W4292874289","https://openalex.org/W4362566383","https://openalex.org/W4372054923","https://openalex.org/W6767298317","https://openalex.org/W6767597771","https://openalex.org/W6785662278"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2120018824"],"abstract_inverted_index":{"Deep":[0],"neural":[1],"networks":[2],"(DNNs)":[3],"can":[4],"be":[5],"implemented":[6,68],"in":[7],"low-power,":[8],"small-area":[9],"systems":[10],"using":[11,69],"compute-in-memory":[12],"(CIM).":[13],"This":[14,42],"study":[15],"proposes":[16],"a":[17,26],"CIM":[18],"MAC":[19],"macro":[20,66],"based":[21],"on":[22],"8T":[23],"SRAM":[24],"and":[25,39,52,72,82,94],"5-bit":[27,95],"Successive":[28],"Analog-to-Digital":[29],"Data":[30],"Converter":[31],"(SAR":[32],"ADC)":[33],"readout":[34],"circuit":[35],"to":[36],"execute":[37],"low-power":[38,49],"highspeed":[40],"calculations.":[41],"architecture":[43],"has":[44],"no":[45],"buffers":[46],"between":[47],"the":[48,53],"SAR":[50,56],"ADC":[51,81],"pre-stage.":[54],"The":[55,64],"ADC\u2019s":[57],"capacitors":[58],"are":[59],"reused":[60],"throughout":[61],"calculating":[62],"operations.":[63],"proposed":[65],"is":[67],"55nm":[70],"technology":[71],"achieves":[73],"an":[74,83],"INT4":[75],"throughput":[76],"of":[77,86],"23.27":[78],"GOPS":[79],"per":[80],"energy":[84],"efficiency":[85],"49.85":[87],"TOPS/W":[88],"with":[89],"4-bit":[90,92],"input,":[91],"weight,":[93],"output.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}