{"id":"https://openalex.org/W4400232349","doi":"https://doi.org/10.1109/iscas58744.2024.10558160","title":"Live Demonstration: A Mixed-Mode Signal CMOS Chip for Hyperdimensional Computing","display_name":"Live Demonstration: A Mixed-Mode Signal CMOS Chip for Hyperdimensional Computing","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400232349","doi":"https://doi.org/10.1109/iscas58744.2024.10558160"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558160","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025364375","display_name":"D. Garc\u00eda-Lesta","orcid":"https://orcid.org/0000-0002-9895-9839"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"D. Garc\u00eda-Lesta","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036556689","display_name":"F. Pardo","orcid":null},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Pardo","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063297299","display_name":"\u00d3. Pereira-Rial","orcid":"https://orcid.org/0000-0001-9021-9273"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"\u00d3. Pereira-Rial","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077550469","display_name":"V.M. Brea","orcid":"https://orcid.org/0000-0003-0078-0425"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"V.M. Brea","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081834006","display_name":"P. L\u00f3pez","orcid":"https://orcid.org/0000-0002-8218-8945"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P. L\u00f3pez","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041970396","display_name":"D. Cabello","orcid":"https://orcid.org/0000-0002-4859-2899"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"D. Cabello","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5025364375"],"corresponding_institution_ids":["https://openalex.org/I200284239"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07362843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7329710721969604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6321761608123779},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5216115713119507},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4926508069038391},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4811171889305115},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4603872299194336},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41075998544692993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4086760878562927},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32306742668151855},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2442612648010254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20069316029548645},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1539962887763977},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07135319709777832}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7329710721969604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6321761608123779},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5216115713119507},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4926508069038391},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4811171889305115},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4603872299194336},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41075998544692993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4086760878562927},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32306742668151855},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2442612648010254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20069316029548645},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1539962887763977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07135319709777832}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558160","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326655","display_name":"Xunta de Galicia","ror":"https://ror.org/0181xnw06"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2070862086","https://openalex.org/W3019791076","https://openalex.org/W3105115497","https://openalex.org/W4313019207"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2065289416","https://openalex.org/W2125423773","https://openalex.org/W1607309093","https://openalex.org/W2017236304","https://openalex.org/W2136854845","https://openalex.org/W2164678225","https://openalex.org/W2393210974","https://openalex.org/W2183168081","https://openalex.org/W2150521192"],"abstract_inverted_index":{"This":[0],"live":[1],"demonstration":[2],"shows":[3],"a":[4,36,48,52],"mixed-signal":[5],"design":[6],"in":[7,35,71,91,98],"180":[8],"nm":[9],"CMOS":[10],"technology":[11],"that":[12],"runs":[13],"hyperdimensional":[14],"computing":[15,79],"(HDC)":[16],"on":[17],"binary":[18],"hypervectors":[19],"with":[20,39,51,68,103],"up":[21],"to":[22,42,56,76],"8,192":[23],"components.":[24],"The":[25,87],"chip":[26],"comprises":[27],"64":[28],"\u00d7":[29],"128":[30],"processing":[31],"elements":[32],"(PE)":[33],"arranged":[34],"2D":[37],"mesh":[38],"direct":[40],"connection":[41],"their":[43],"first":[44],"neighbors.":[45],"PEs":[46],"include":[47],"1-bit":[49],"ALU":[50],"16":[53],"6T-SRAM":[54],"bank":[55],"execute":[57],"HDC":[58],"primitives.":[59],"Hypervector":[60],"classification":[61],"is":[62,101],"performed":[63],"through":[64],"the":[65,84],"Hamming":[66],"distance":[67],"current":[69],"sources":[70],"every":[72],"PE":[73,85],"globally":[74],"connected":[75],"an":[77],"analog":[78],"unit":[80],"laid":[81],"down":[82],"outside":[83],"array.":[86],"overall":[88],"approach":[89],"results":[90],"tens":[92],"of":[93,95],"nJ":[94],"power":[96],"consumption":[97],"inference,":[99],"which":[100],"competitive":[102],"state-of-the-art":[104],"solutions.":[105]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}