{"id":"https://openalex.org/W4400230053","doi":"https://doi.org/10.1109/iscas58744.2024.10558121","title":"Block Configuration Algorithms for a Reconfigurable Analog Array","display_name":"Block Configuration Algorithms for a Reconfigurable Analog Array","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400230053","doi":"https://doi.org/10.1109/iscas58744.2024.10558121"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10558121","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100368259","display_name":"Ziyi Chen","orcid":"https://orcid.org/0000-0001-6512-2824"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ziyi Chen","raw_affiliation_strings":["Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.4514,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49537251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11946","display_name":"Antenna Design and Optimization","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6936979293823242},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6769980788230896},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5596877336502075},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3663490414619446},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15449431538581848}],"concepts":[{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6936979293823242},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6769980788230896},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5596877336502075},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3663490414619446},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15449431538581848},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10558121","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas58744.2024.10558121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1806144281","https://openalex.org/W2092330486","https://openalex.org/W2104794633","https://openalex.org/W2115129967","https://openalex.org/W2118249063","https://openalex.org/W2126359798","https://openalex.org/W2328646269","https://openalex.org/W2343850787","https://openalex.org/W3106996514","https://openalex.org/W4200594125"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2029210135"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"novel":[3],"block":[4,82,89],"configuration":[5],"algorithms":[6,19],"are":[7,37],"developed":[8],"for":[9,28,70,95],"a":[10,78,86,108,120,123,127,136,142,157],"field-programmable":[11],"analog":[12,56,81],"array":[13],"(FPAA).":[14],"The":[15,75,99,112,131],"proposed":[16,51,100],"architecture":[17],"and":[18,34,43,67,126,152],"not":[20],"only":[21],"support":[22],"system-level":[23],"reconfiguration":[24],"but":[25],"also":[26],"allow":[27],"transistor-level":[29],"programmability.":[30,98],"Programmable":[31],"capacitors,":[32],"resistors,":[33],"transistor":[35],"pairs":[36],"utilized":[38],"to":[39,52,92],"facilitate":[40],"both":[41],"continuous-time":[42],"discrete-time":[44],"signal":[45],"processing.":[46],"A":[47],"placement":[48],"algorithm":[49],"is":[50],"efficiently":[53],"map":[54],"an":[55,103],"circuit":[57,97],"onto":[58],"the":[59,64,71,116,149],"FPAA":[60,76,101,117],"fabric":[61,118],"by":[62],"determining":[63],"optimal":[65],"vertical":[66],"horizontal":[68],"locations":[69],"assignment":[72],"of":[73,105,138,145,159],"transistors.":[74],"contains":[77],"3x4":[79],"configurable":[80,87],"(CAB)":[83],"array,":[84],"with":[85,141],"logic":[88],"(CLB)":[90],"added":[91],"each":[93],"column":[94],"digital":[96],"occupies":[102],"area":[104],"4":[106],"mm2in":[107],"65":[109],"nm":[110],"process.":[111],"circuits":[113],"implemented":[114,150],"on":[115],"include":[119],"folded-cascode":[121,133],"amplifier,":[122],"switch-capacitor":[124],"integrator,":[125],"first-order":[128],"delta-sigma":[129,153],"modulator.":[130],"reconfigured":[132],"amplifier":[134],"exhibits":[135],"gain":[137],"32":[139],"dB":[140],"3-dB":[143],"bandwidth":[144],"30":[146],"MHz,":[147],"while":[148],"integrator":[151],"modulator":[154],"operate":[155],"at":[156],"frequency":[158],"15":[160],"MHz.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}