{"id":"https://openalex.org/W4400235435","doi":"https://doi.org/10.1109/iscas58744.2024.10557938","title":"Analysis of Random Clock Jitter Effect in Time-Interleaved DACs","display_name":"Analysis of Random Clock Jitter Effect in Time-Interleaved DACs","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400235435","doi":"https://doi.org/10.1109/iscas58744.2024.10557938"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10557938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10557938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100761000","display_name":"Chen Hong","orcid":"https://orcid.org/0000-0002-1376-9789"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hong Chen","raw_affiliation_strings":["Zhejiang University,College of Integrated Circuits,Hangzhou,China,310007"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Integrated Circuits,Hangzhou,China,310007","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100332800","display_name":"Nan Wang","orcid":"https://orcid.org/0000-0003-4630-5216"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nan Wang","raw_affiliation_strings":["Zhejiang University,College of Integrated Circuits,Hangzhou,China,310007"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Integrated Circuits,Hangzhou,China,310007","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093944659","display_name":"Xiang Gao","orcid":"https://orcid.org/0009-0002-8627-3247"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Gao","raw_affiliation_strings":["Zhejiang University,College of Integrated Circuits,Hangzhou,China,310007"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Integrated Circuits,Hangzhou,China,310007","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3256,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52925593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9102761745452881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6743064522743225},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4930281341075897},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17680799961090088},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09617811441421509}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9102761745452881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6743064522743225},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4930281341075897},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17680799961090088},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09617811441421509}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10557938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10557938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1563309347","https://openalex.org/W1857387746","https://openalex.org/W1940701223","https://openalex.org/W2004009779","https://openalex.org/W2044279460","https://openalex.org/W2100427892","https://openalex.org/W2147781728","https://openalex.org/W2151824205","https://openalex.org/W2799549816","https://openalex.org/W2944097897","https://openalex.org/W3130145184","https://openalex.org/W3133924103","https://openalex.org/W3135750548","https://openalex.org/W3200274002","https://openalex.org/W4289821408","https://openalex.org/W4312690117","https://openalex.org/W4360607057"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W2058044441"],"abstract_inverted_index":{"This":[0],"article":[1],"aims":[2],"at":[3],"providing":[4],"intuitive":[5],"and":[6,59,63,77],"quantitative":[7],"insights":[8],"into":[9],"the":[10,17,22,37,42,50,84],"impacts":[11],"of":[12,21,39,49],"random":[13],"clock":[14,68],"jitter":[15,40,58],"on":[16],"signal-to-noise":[18],"ratio":[19],"(SNR)":[20],"time-interleaved":[23],"(TI)":[24],"digital-to-analog":[25],"converters":[26],"(DACs)":[27],"(TI-DACs).":[28],"A":[29,70],"novel":[30],"method":[31],"is":[32,73],"proposed":[33],"to":[34,82],"thoroughly":[35],"analyze":[36],"impact":[38],"in":[41,75],"frequency":[43],"domain":[44],"for":[45,55],"TI-DACs.":[46],"Closed-form":[47],"equations":[48],"DAC":[51],"SNR":[52],"are":[53,79],"derived":[54],"both":[56],"correlated":[57],"uncorrelated":[60],"jitter,":[61],"with":[62],"without":[64],"misalignment":[65],"between":[66],"sub-DACs\u2019":[67],"edges.":[69],"behavioral":[71],"model":[72],"built":[74],"MATLAB":[76],"simulations":[78],"carried":[80],"out":[81],"validate":[83],"analysis.":[85]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}