{"id":"https://openalex.org/W4400230100","doi":"https://doi.org/10.1109/iscas58744.2024.10557936","title":"Complementary Series-connected STT-MTJ for Time-based Computing-in-Memory","display_name":"Complementary Series-connected STT-MTJ for Time-based Computing-in-Memory","publication_year":2024,"publication_date":"2024-05-19","ids":{"openalex":"https://openalex.org/W4400230100","doi":"https://doi.org/10.1109/iscas58744.2024.10557936"},"language":"en","primary_location":{"id":"doi:10.1109/iscas58744.2024.10557936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10557936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072736700","display_name":"Rong Zhou","orcid":"https://orcid.org/0000-0001-5755-1258"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Rong Zhou","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042428983","display_name":"Bo Liu","orcid":"https://orcid.org/0000-0002-3482-6930"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Liu","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000787204","display_name":"Xin Si","orcid":"https://orcid.org/0000-0002-4993-0087"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Si","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101390711","display_name":"Hao Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Cai","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,Nanjing,China,210096"],"affiliations":[{"raw_affiliation_string":"Southeast University,School of Integrated Circuits,Nanjing,China,210096","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072736700"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.4614,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6160996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9562000036239624,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9368000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.6843274831771851},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6491080522537231},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4039181172847748},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35664403438568115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17163383960723877}],"concepts":[{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.6843274831771851},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6491080522537231},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4039181172847748},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35664403438568115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17163383960723877},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas58744.2024.10557936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas58744.2024.10557936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2064962291","https://openalex.org/W2303314981","https://openalex.org/W2618530766","https://openalex.org/W2921013323","https://openalex.org/W3048442933","https://openalex.org/W3049464145","https://openalex.org/W3092218596","https://openalex.org/W3135906938","https://openalex.org/W3139521791","https://openalex.org/W3159557934","https://openalex.org/W3207552913","https://openalex.org/W3208067593","https://openalex.org/W4200109300","https://openalex.org/W4205230840","https://openalex.org/W4220958508","https://openalex.org/W4221039638","https://openalex.org/W4286571786","https://openalex.org/W4294310671","https://openalex.org/W4360607286","https://openalex.org/W4378009630","https://openalex.org/W4385079989"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"Computing-in-memory":[0],"(CIM)":[1],"based":[2],"on":[3],"spin":[4],"transfer":[5],"torque":[6],"magnetic":[7,34],"random":[8],"access":[9],"memory":[10],"(STT-MRAM)":[11],"is":[12,51,88],"promised":[13],"to":[14,19,53,58],"be":[15,67],"an":[16],"effective":[17],"way":[18],"overcome":[20],"the":[21,60,99,117,126],"\"memory":[22],"wall\"":[23],"bottleneck.":[24],"In":[25,76],"this":[26],"work,":[27],"we":[28,103],"proposed":[29,104,127],"a":[30,55,82,105],"novel":[31,106],"complementary":[32],"series-connected":[33,56],"tunnel":[35],"junction":[36],"(STT-MTJ)":[37],"structure":[38,57],"for":[39,69,78,90],"time-based":[40],"Computing-in-Memory":[41],"(CST-CIM).":[42],"The":[43],"bit-cell":[44],"with":[45,120],"four":[46],"transistors":[47],"and":[48,71,94,137],"one":[49],"MTJ":[50],"utilized":[52],"establish":[54],"improve":[59],"limited":[61],"resistance":[62],"of":[63,135,141],"MTJ,":[64],"which":[65,114],"can":[66,115,130],"applied":[68],"high-linearity":[70],"sufficient-margin":[72],"multiply-and-accumulate":[73],"(MAC)":[74],"operation.":[75],"addition,":[77],"peripheral":[79],"computing":[80,118],"circuit,":[81],"customized":[83],"successive-approximation-register":[84],"time-to-digital":[85],"converter":[86],"(SAR-TDC)":[87],"used":[89],"high":[91],"energy":[92,139],"efficiency":[93,140],"low":[95,132],"latency.":[96],"To":[97],"optimize":[98],"multi-bit":[100],"MAC":[101],"operation,":[102],"hardware":[107],"friendly":[108],"signed":[109],"binary":[110],"weight":[111],"mapping":[112],"strategy,":[113],"provide":[116],"flexibility":[119],"1-8bit":[121],"quantization.":[122],"Simulation":[123],"result":[124],"shows":[125],"CST-CIM":[128],"architecture":[129],"achieve":[131],"computation":[133],"latency":[134],"5ns":[136],"peak":[138],"106.7":[142],"TOPS/W.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}