{"id":"https://openalex.org/W4411726572","doi":"https://doi.org/10.1109/iscas56072.2025.11044308","title":"Asynchronous Architecture Design and Implementation of Physical Memory Protection for RISC-V","display_name":"Asynchronous Architecture Design and Implementation of Physical Memory Protection for RISC-V","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726572","doi":"https://doi.org/10.1109/iscas56072.2025.11044308"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11044308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045333131","display_name":"Anping He","orcid":"https://orcid.org/0000-0003-1913-2057"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Anping He","raw_affiliation_strings":["Lanzhou University,School of Information Science and Engineering,Lanzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023805103","display_name":"Yunpeng Xing","orcid":null},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunpeng Xing","raw_affiliation_strings":["Lanzhou University,School of Information Science and Engineering,Lanzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jingye Zhong","orcid":null},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingye Zhong","raw_affiliation_strings":["Lanzhou University,School of Information Science and Engineering,Lanzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100331952","display_name":"Weimin Wang","orcid":"https://orcid.org/0000-0002-6660-4865"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weimin Wang","raw_affiliation_strings":["Lanzhou University,School of Information Science and Engineering,Lanzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101512098","display_name":"Yanqi Li","orcid":"https://orcid.org/0000-0003-1366-7771"},"institutions":[{"id":"https://openalex.org/I4210158899","display_name":"Gansu Great Wall Electrical and Electronics Engineering Research Institute","ror":"https://ror.org/05j0ypg59","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210158899"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinglong Li","raw_affiliation_strings":["Tianshui Tianguang Semiconductor Co., LTD,Tianshui,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tianshui Tianguang Semiconductor Co., LTD,Tianshui,China","institution_ids":["https://openalex.org/I4210158899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113385773","display_name":"Jun Ma","orcid":"https://orcid.org/0009-0009-3875-8638"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Ma","raw_affiliation_strings":["Lanzhou University,School of Information Science and Engineering,Lanzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lanzhou University,School of Information Science and Engineering,Lanzhou,China","institution_ids":["https://openalex.org/I76214153"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15100321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7104595899581909},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6524968147277832},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5938659906387329},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5258881449699402},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5200571417808533},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.43475842475891113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3704996109008789},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.25526243448257446},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25221961736679077},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.24993091821670532},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22939544916152954},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1708657443523407},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.09319895505905151},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.05626183748245239}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7104595899581909},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6524968147277832},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5938659906387329},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5258881449699402},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5200571417808533},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.43475842475891113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3704996109008789},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.25526243448257446},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25221961736679077},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.24993091821670532},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22939544916152954},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1708657443523407},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.09319895505905151},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.05626183748245239},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11044308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320313889","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2036329595","https://openalex.org/W2071429830","https://openalex.org/W2899688953","https://openalex.org/W3094389730","https://openalex.org/W4378977140","https://openalex.org/W4385497729","https://openalex.org/W4400033511"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2038503502","https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2068921804","https://openalex.org/W4399381717","https://openalex.org/W3182156214","https://openalex.org/W4287326775","https://openalex.org/W3133453889"],"abstract_inverted_index":{"Trusted":[0],"Execution":[1],"Environment(TEE)":[2],"delineates":[3],"se-":[4],"cure":[5],"zones":[6],"within":[7],"the":[8,11,14,23,28,55,125,141,154,157,165],"system,":[9],"ensuring":[10],"security":[12],"of":[13,27,57,127,159],"execution":[15],"environment":[16],"and":[17,54,71,104,115,124,143,148],"data":[18],"confidentiality.":[19],"However,":[20],"due":[21],"to":[22,110,117,134],"relatively":[24],"late":[25],"start":[26],"RISC-V":[29],"instruction":[30],"set":[31],"ar-":[32],"chitecture,":[33],"there":[34],"are":[35,146],"currently":[36],"few":[37],"designs":[38],"for":[39,51,83,94,97],"RISC-V-based":[40],"TEEs,":[41],"which":[42],"face":[43],"challenges":[44],"such":[45],"as":[46],"performance":[47],"bottlenecks,":[48],"insufficient":[49],"support":[50,93],"privilege":[52],"modes,":[53,106],"lack":[56],"a":[58],"unified":[59],"model.":[60],"Moreover,":[61],"synchronous":[62],"circuits\u2019":[63],"reliance":[64],"on":[65],"extensive":[66],"clock":[67],"networks":[68],"increases":[69],"area":[70,158],"power":[72,166],"usage.":[73],"This":[74,88],"paper":[75],"introduces":[76],"an":[77],"asynchronous":[78],"Physical":[79],"Memory":[80],"Protection(PMP)":[81],"design":[82],"RISC-V,":[84],"addressing":[85],"these":[86],"issues.":[87],"scheme":[89],"provides":[90],"key":[91],"hardware":[92],"implementing":[95],"TEE":[96],"RISC-V.":[98],"The":[99,121],"architecture":[100,161],"supports":[101],"user,":[102],"supervisor,":[103],"machine":[105],"offering":[107,136],"4":[108],"B":[109],"16":[111],"GB":[112],"granular":[113],"protection":[114],"up":[116],"64":[118],"PMP":[119,128],"entries.":[120],"initial":[122],"address":[123],"number":[126],"entries":[129],"can":[130],"be":[131],"configured":[132],"according":[133],"requirements,":[135],"high":[137],"flexibility.":[138],"After":[139],"testing,":[140],"overall":[142],"sub-module":[144],"functions":[145],"correct":[147],"align":[149],"with":[150],"expectations.":[151],"Finally,":[152],"in":[153],"110-nm":[155],"process,":[156],"this":[160],"is":[162,168],"0.47":[163],"mm2and":[164],"consumption":[167],"only":[169],"3.6829":[170],"mW.":[171]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}