{"id":"https://openalex.org/W4411725733","doi":"https://doi.org/10.1109/iscas56072.2025.11044271","title":"A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider","display_name":"A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725733","doi":"https://doi.org/10.1109/iscas56072.2025.11044271"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11044271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051704944","display_name":"Massimo Vatalaro","orcid":"https://orcid.org/0000-0001-8689-4073"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Massimo Vatalaro","raw_affiliation_strings":["University of Calabria,DIMES,Italy,I-87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Italy,I-87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002197998","display_name":"Raffaele De Rose","orcid":"https://orcid.org/0000-0003-1184-1721"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Raffaele De Rose","raw_affiliation_strings":["University of Calabria,DIMES,Italy,I-87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Italy,I-87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028172733","display_name":"Vincenzo Maccaronio","orcid":"https://orcid.org/0009-0002-0331-7209"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Maccaronio","raw_affiliation_strings":["University of Calabria,DIMES,Italy,I-87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Italy,I-87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["University of Calabria,DIMES,Italy,I-87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Italy,I-87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086668405","display_name":"Felice Crupi","orcid":"https://orcid.org/0000-0002-5011-6621"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Felice Crupi","raw_affiliation_strings":["University of Calabria,DIMES,Italy,I-87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,DIMES,Italy,I-87036","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051704944"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16513786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.569468080997467},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5437896847724915},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5081486701965332},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.4827408194541931},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.47006163001060486},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.45247283577919006},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3695543706417084},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3309790790081024},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.32803335785865784},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19544824957847595},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13549315929412842},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08457550406455994},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.08084714412689209}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.569468080997467},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5437896847724915},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5081486701965332},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.4827408194541931},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.47006163001060486},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.45247283577919006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3695543706417084},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3309790790081024},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.32803335785865784},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19544824957847595},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13549315929412842},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08457550406455994},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.08084714412689209},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11044271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2549479001","https://openalex.org/W2768417459","https://openalex.org/W2770486545","https://openalex.org/W2801152822","https://openalex.org/W2945477047","https://openalex.org/W2969691719","https://openalex.org/W3015154936","https://openalex.org/W4200107098","https://openalex.org/W4214879625","https://openalex.org/W4312707917","https://openalex.org/W4394828289","https://openalex.org/W4401073478"],"related_works":["https://openalex.org/W4327546585","https://openalex.org/W2411923897","https://openalex.org/W4394546135","https://openalex.org/W4285347720","https://openalex.org/W4200259850","https://openalex.org/W2333831899","https://openalex.org/W2484894494","https://openalex.org/W2367385042","https://openalex.org/W4381186982","https://openalex.org/W2040781570"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,30,46,61],"highly":[4,38,110],"reliable":[5],"multi-bit":[6,31],"physically":[7],"unclonable":[8],"function":[9],"(PUF)":[10],"is":[11],"proposed.":[12],"The":[13,77],"solution":[14,79],"relies":[15],"on":[16],"an":[17],"already":[18],"tested":[19,81],"two-transistor":[20],"(2T)":[21],"sub-threshold":[22],"voltage":[23],"divider":[24],"as":[25],"core":[26,56],"circuit":[27],"along":[28],"with":[29],"architecture":[32],"able":[33],"to":[34,59],"carry":[35],"out":[36],"two":[37,109,137],"stable":[39,111],"bits":[40,43,112],"from":[41],"three":[42],"generated":[44],"by":[45],"proper":[47],"entropy":[48],"quantization.":[49],"Twenty":[50],"measured":[51],"samples":[52],"of":[53,100],"the":[54,74,98,105,130,136],"bitcell":[55],"were":[57],"used":[58],"fit":[60],"customized":[62],"Verilog-A":[63],"model,":[64],"which":[65],"was":[66,80,127],"then":[67],"imported":[68],"into":[69],"Cadence":[70],"Virtuoso":[71],"environment":[72],"for":[73,113,135],"architecture-level":[75],"analysis.":[76],"proposed":[78],"across":[82],"Monte":[83],"Carlo":[84],"simulations":[85],"at":[86],"both":[87],"golden":[88],"key":[89],"(GK)":[90],"and":[91,120],"different":[92],"environmental":[93],"conditions,":[94],"while":[95],"also":[96],"including":[97],"effect":[99],"noise.":[101],"Simulation":[102],"results":[103],"prove":[104],"effectiveness":[106],"in":[107,129],"generating":[108],"each":[114],"cell":[115],"after":[116],"spatial":[117],"majority":[118],"voting":[119],"best":[121],"stability":[122],"selection.":[123],"Indeed,":[124],"no":[125],"instability":[126],"observed":[128],"0-50":[131],"\u00b0C":[132],"temperature":[133],"range":[134],"output":[138],"bits.":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}