{"id":"https://openalex.org/W4411725550","doi":"https://doi.org/10.1109/iscas56072.2025.11044149","title":"HLS Learning Approach: Efficient Optimization with Instruction Block Diagram","display_name":"HLS Learning Approach: Efficient Optimization with Instruction Block Diagram","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725550","doi":"https://doi.org/10.1109/iscas56072.2025.11044149"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11044149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005729483","display_name":"Duc Dung Vu","orcid":"https://orcid.org/0000-0001-8273-9965"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Duc Dung Vu","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050086631","display_name":"Alexander Kroh","orcid":"https://orcid.org/0000-0001-9231-4792"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Alexander Kroh","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057383011","display_name":"Alan Kan","orcid":"https://orcid.org/0000-0001-6033-0958"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Alan Kan","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056452912","display_name":"Ediz Cetin","orcid":"https://orcid.org/0000-0002-9313-3034"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Ediz Cetin","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,NSW,Australia,2109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,NSW,Australia,2109","institution_ids":["https://openalex.org/I99043593"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3589,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.89270611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14025","display_name":"Educational Technology and Assessment","score":0.7717999815940857,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14025","display_name":"Educational Technology and Assessment","score":0.7717999815940857,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.7563999891281128,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6899075508117676},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5195301175117493},{"id":"https://openalex.org/keywords/block-diagram","display_name":"Block diagram","score":0.501763105392456},{"id":"https://openalex.org/keywords/diagram","display_name":"Diagram","score":0.4483349919319153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36063969135284424},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3572164475917816},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3230225443840027},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13933861255645752},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07326740026473999},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.06833866238594055}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6899075508117676},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5195301175117493},{"id":"https://openalex.org/C149227320","wikidata":"https://www.wikidata.org/wiki/Q884718","display_name":"Block diagram","level":2,"score":0.501763105392456},{"id":"https://openalex.org/C186399060","wikidata":"https://www.wikidata.org/wiki/Q959962","display_name":"Diagram","level":2,"score":0.4483349919319153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36063969135284424},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3572164475917816},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3230225443840027},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13933861255645752},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07326740026473999},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.06833866238594055},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11044149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2071630526","https://openalex.org/W2279243576","https://openalex.org/W2513432396","https://openalex.org/W2548708811","https://openalex.org/W2913490972","https://openalex.org/W3034743315","https://openalex.org/W3036062970","https://openalex.org/W4200000964","https://openalex.org/W4211236386","https://openalex.org/W4224265992","https://openalex.org/W4362727040","https://openalex.org/W6637750486","https://openalex.org/W6751092147"],"related_works":["https://openalex.org/W2372403409","https://openalex.org/W3178142380","https://openalex.org/W4242726756","https://openalex.org/W144832045","https://openalex.org/W2347630057","https://openalex.org/W2029210135","https://openalex.org/W2367293796","https://openalex.org/W2380248208","https://openalex.org/W2241320089","https://openalex.org/W2106679838"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"is":[3],"a":[4,38],"common":[5],"approach":[6],"for":[7,78],"programming":[8,33],"Field":[9],"Programmable":[10],"Gate":[11],"Arrays":[12],"(FPGAs)":[13],"across":[14],"various":[15],"applications.":[16],"HLS":[17,51,67,75],"tools":[18],"enable":[19],"novice":[20],"hardware":[21],"designers":[22],"to":[23,37,70,85],"synthesize":[24],"Register":[25],"Transfer":[26],"Level":[27],"(RTL)":[28],"representations":[29],"from":[30,64],"high-level":[31],"software":[32],"languages.":[34],"However,":[35],"adhering":[36],"specific":[39],"coding":[40],"style":[41],"and":[42,82],"understanding":[43,73],"the":[44,65,72,79],"performance":[45],"disparities":[46],"post-synthesis":[47],"can":[48],"challenge":[49],"new":[50],"users.":[52],"This":[53],"work":[54],"introduces":[55],"an":[56],"Instruction":[57],"Block":[58],"Diagram":[59],"(IBD)":[60],"framework":[61],"using":[62],"inputs":[63],"Vitis":[66],"Schedule":[68],"Viewer":[69],"enhance":[71],"of":[74],"compiler":[76],"interpretation":[77],"user":[80],"code":[81],"guide":[83],"optimization":[84],"improve":[86],"efficiency.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}